CMOS 8-bit Microprocessor SOFTWARE MANUAL

## TABLE OF CONTENTS

1. DESCRIPTION ..... S8-1
2. HuC6280 INSTRUCTION SET ..... S8-1
2.1 Definition of Symbols and Terms Used throughout this Manua ..... S8-2
2.2 Classification of HuC6280 Instructions ..... S8-4
2.3 HuC6280 Instructions Listed in Alphabetical Order ..... S8-7
3. ADDRESSING MODES AND INSTRUCTION FORMATS ..... S8-10
3.1 Implied ..... S8-10
3.2 Immediate ..... S8-11
3.3 Zero Page ..... S8-11
3.4 Zero Page X-Register Indexed ..... S8-1 1
3.5 Zero Page Y-Register indexed ..... S8-11
3.6 Zero Page Relative ..... S8-12
3.7 Zero Page Indirect ..... S8-12
3.8 Zero Page Indexed Indirect ..... S8-12
3.9 Zero Page Indirect Indexed ..... S8-12
3.10 Absolute ..... S8-13
3.11 Absolute X-Register Indexed ..... S8-13
3.12 Absolute Y-Register Indexed ..... S8-13
3.13 Absolute Indirect ..... S8-13
3.14 Absolute Indexed Indirect ..... S8-14
3.15 Relative ..... S8-14
3.16 Immediate Zero Page ..... S8-14
3.17 Immediate Zero Page Indexed ..... S8-14
3.18 Immediate Absolute ..... S8-15
3.19 Immediate Absolute Indexed ..... S8-15
3.20 Accumulator ..... S8-15
4. DESCRIPTION OF INSTRUCTIONS ..... S8-16

## 1. DESCRIPTION

The HuC6280 software provides a set of instructions by which the HuC6280 hardware works. This manual describes the HuC6280 instruction set using the HuC6280 assembly language, addressing modes and instruction formats, and details of the individual instructions.

## 2. HuC6280 INSTRUCTION SET

The HuC6280 provides a total of 89 basic instructions available to the user. To save memory and to fasten operation, they are optimized for programming, and they are classified into seven categories:

- ALU instructions
- Flag instructions
- Data transfer instructions
- Branch instructions
- Subroutine instructions
- Test instructions
- Control instructions

Tables 2-2-1 through 2-2-3 list all the HuC6280 instructions and the functions assigned to them, arranged under the above classification. Each of the HuC6280 instructions uses the notation and mnemonic shown in the tables when used.
Tables 2-3-1 through 2-3-3 contain the HuC6280 instructions arranged in alphabetical order.

### 2.1 Definition of Symbols and Terms Used throughout this Manual

- Addressing Mode: The term "addressing mode" means how the CPU gets the address of operand. Addressing modes are described in the notation specified in Table 2-1-1.

Table 2-1-1 Addressing Modes

| Addressing mode | Notation | Addressing mode | Notation |
| :---: | :---: | :---: | :---: |
| Implied <br> Immediate <br> Zero page <br> Zero page $X$-register indexed <br> Zero page $Y$-register indexed <br> Zero page relative <br> Zero page indirect <br> Zero page indexed indirect <br> Zero page indirect indexed <br> Absolute | IMPLID <br> IMM <br> ZP <br> ZP, X <br> ZP, Y <br> ZP, REL <br> (IND) <br> (IND, X) <br> (IND), $Y$ <br> ABS | Absolute $X$-register indexed <br> Absolute $Y$-register indexed <br> Absolute indirect <br> Absolute indexed indirect <br> Relative <br> Immediate zero page <br> Immediate zero page indexed Immediate absolute <br> Immediate absolute indexed Accumulator | ABS, $X$ ABS, $Y$ (ABS) (ABS, $X$ ) REL IMM $Z P$ IMM ZP, $X$ IMM ABS IMM ABS, $X$ $A C C$ |

- Mnemonic: The term "mnemonic" means a symbolic representation for each instruction written in an assembly language. For the HuC6280 instructions, the symbol specified in Table 2-1-2 is used to describe each.

Table 2-1-2 Mnemonic

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| A | Accumulator | hh | High-order byte (hex) of address on |
| X | X-register |  | memory |
| Y | Y-register | II | Low-order byte (hex) of address on |
| M | Memory |  | memory |
| Ms | Memory (stack) | zz | Low-order byte (hex) of address on |
| Mi | Any specified bit of memory |  | zero page |
| $\mathrm{M}_{6}$ | Bit 6 of memory | $\wedge$ | AND |
| $\mathrm{M}_{7}$ | Bit 7 of memory | $\checkmark$ | OR |
| $\mathrm{M}(\mathrm{X})$ | Zero page memory specified by $X$ - | $\forall$ | Exclusive-OR |
|  | register | + | Add |
| IMM | Immediate data | - | Subtract |
| MPR | Mapping register | \# | Indicates immediate data.* |
| MPRi | Specified mapping register | nn | 8 bits of data |
| $N$ | Negative flag | i | Bit data or mapping register number |
| V | Overflow flag | - | Tab or space |
| T | Memory operation flag | rr | Offset (hex) of relative branch |
| B | Break command |  | instruction |
| D | Decimal flag | SH | High-order byte of source address |
| 1 | Interrupt disable | SL | Low-order byte of source address |
| z | Zero flag | DH | High-order byte of destination |
| c | Carry flag |  | address |
| $\overline{\mathrm{C}}$ | Carry not, borrow | DL | Low-order byte of destination address |
| PC | Program counter | LH | High-order byte of length |
| PCH | High-order byte of program counter | LL | Low-order byte of length |
| PCL | Low-order byte of program counter | Mod | Memory specified by DH and DL |
| S | Stack pointer | Mss | Memory specified by SH and SL |
| P | Status register | $\times$ | Number of block transfer bytes |

*) Used with mnemonic and machine code.
Flag: A flag indicates how the status register changes after an instruction is executed. The symbols for flags are shown in Table 2-1-3.

Table 2-1-3 Flags

| Symbol | Description | Symbol | Description |
| :---: | :--- | :---: | :--- |
| $N, V, Z$ or $C$ | Indicates that each flag <br> changes as a result of instruc- <br> tion execution. | - | $M_{7}$ | | The flag remains unchanged. |
| :--- |
| Bit 7 of memory is set. |
| 1 | | The flag is set. |
| :---: |
| The flag is reset. |$\quad$ (RESTORED) | Bit 6 of memory is set. |
| :--- |
| The data in the stack is loaded |
| to the status register. |

*) N: Negative flag, V: Overflow flag, Z: Zero flag, C: Carry flag

### 2.2 Classification of HuC6280 Instructions

Table 2-2-1 Mnemonic for Instructions and their Functions (1)

| Category | Mnemonic | Function |
| :---: | :---: | :---: |
| ALU instructions | ADC <br> AND <br> ASL <br> CLA <br> CLX <br> CLY <br> CMP <br> CPX <br> CPY <br> DEC <br> DEX <br> DEY <br> EOR <br> INC <br> INX <br> INY <br> LSR <br> ORA <br> ROL <br> ROR <br> SBC | Add with Carry <br> AND <br> Shift Left <br> Clear A <br> Clear X <br> Clear Y <br> Compare A with M <br> Compare X with M <br> Compare Y with M <br> Decrement <br> Decrement $X$ <br> Decrement $Y$ <br> Exclusive-OR <br> Increment <br> Increment $X$ <br> Increment $Y$ <br> Shift Right <br> OR <br> Rotate Left <br> Rotate Right <br> Subtract with Carry |
| Flag instructions | CLC <br> CLD <br> CLI <br> CLV <br> SEC <br> SED <br> SEI <br> SET | Clear C <br> Clear D <br> Clear I <br> Clear O <br> Set C <br> Set D <br> Set I <br> Set T |
| Data transfer instructions | LDA <br> LDX <br> LDY <br> SAX <br> SAY <br> STO <br> ST1 <br> ST2 <br> STA <br> STX <br> STY <br> STZ | Load A <br> Load X <br> Load $Y$ <br> Swap A for X <br> Swap A for Y <br> Store HuC6270 No. 1 <br> Store HuC6270 No. 2 <br> Store HuC6270 No. 3 <br> Store A <br> Store $X$ <br> Store Y <br> Store Zero |

Table 2-2-2 Mnemonic for Instructions and their Functions (2)

| Category | Mnemonic | Function |
| :---: | :---: | :---: |
| Data transfer instructions | $\begin{gathered} \text { SXY } \\ \text { TAI } \\ \text { TAMi } \\ \text { TAX } \\ \text { TAY } \\ \text { TDD } \\ \text { TIA } \\ \text { TII } \\ \text { TIN } \\ \text { TMAi } \\ \text { TSX } \\ \text { TXA } \\ \text { TXS } \\ \text { TY } \end{gathered}$ | Swap X for Y <br> Transfer Block Data <br> Transfer A to MPR <br> Transfer A to $X$ <br> Transfer A to $Y$ <br> Transfer Block Data <br> Transfer Block Data <br> Transfer Block Data <br> Transfer Block Data <br> Transfer MPR to A <br> Transfer $S$ to $X$ <br> Transfer $X$ to $A$ <br> Transfer $X$ to $S$ <br> Transfer $Y$ to $A$ |
| Branch instructions | BBRi <br> BBSi <br> BCC <br> BCS <br> BEQ <br> BMI <br> BNE <br> BPL <br> BRA <br> BVC <br> BVS <br> JMP | Branch on Bit Reset <br> Branch on Bit Set <br> Branch on Carry Clear <br> Branch on Carry Set <br> Branch on Equal <br> Branch on Minus <br> Branch on Not Equal <br> Branch on Plus <br> Branch Always <br> Branch on V Clear <br> Branch on V Set <br> Jump to New Location |
| Subroutine instructions | $\begin{aligned} & \text { BSR } \\ & \text { JSR } \\ & \text { PHA } \\ & \text { PHP } \\ & \text { PHX } \\ & \text { PHY } \\ & \text { PLA } \\ & \text { PLP } \\ & \text { PLX } \\ & \text { PLY } \\ & \text { RTI } \\ & \text { RTS } \end{aligned}$ | Branch Subroutine <br> Jump to Subroutine <br> Push A <br> Push P <br> Push X <br> Push Y <br> Pull A <br> Pull P <br> Pull $X$ <br> Pull Y <br> Return from Interrupt <br> Return from Subroutine |

Table 2-2-3 Mnemonic for Instructions and their Functions (3)

| Category | Mnemonic |  | Function |
| :--- | :---: | :--- | :--- |
| Test | BIT | Bit Test |  |
| instruct- | TRB | Test and Reset Bit |  |
| ions | TSB | Test and Set Bit |  |
|  | TST | Test Memory |  |
| Control | BRK | Break |  |
| instruct- | NOP | No operation |  |
| ions | RMBi | Reset Memory Bit |  |
|  | SMBi | Set Memory Bit |  |

### 2.3 HuC6280 Instructions Listed in Alphabetical Order

Table 2-3-1


Table 2-3-2

| Mnemonic | Function | Flag |  |  |  |  |  |  |  | Reference page |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N | V | T | B | D | 1 | Z | C |  |  |
| EOR | $A \leftarrow A \forall M$ | N | - | 0 | - | - | - | Z | - |  | S8-47 |
| INC | $M \leftarrow M+1$ or $A \leftarrow A+1$ | N | - | 0 | - | - | - | Z | - |  | S8-58 |
| INX | $x \leftarrow x+1$ | N | - | 0 | - | - | - | Z | - |  | S8-59 |
| INY | $Y \leftarrow Y+1$ | N | - | 0 | - | - | - | Z | - |  | S8-50 |
| JMP | Jump to New Location | - | - | 0 | - | - | - | - | - |  | S8-5 1 |
| JSR | Jump to Subroutine | - | - | 0 | - | - | - | - | - |  | S8-52 |
| LDA | $A \leftarrow M$ | $N$ | - | 0 | - | - | - | Z | - |  | S8-53 |
| LDX | $X \leftarrow M$ | $N$ | - | 0 | - | - | - | Z | - |  | S8-54 |
| LDY | $Y \leftarrow M$ | N | - | 0 | - | - | - | Z | - |  | S8-55 |
| LSR | $0 \rightarrow 7 \rightarrow C$ | 0 | - | 0 | - | - | - | Z | C |  | S8-56 |
| NOP | No Operation | - | - | 0 | - | - | - | - | - |  | S8-57 |
| ORA | $A \leftarrow A \vee M$ | $N$ | - | 0 | - | - | - | Z | - |  | S8-68 |
| PHA | $\mathrm{Ms} \leftarrow \mathrm{A}, \mathrm{S} \leftarrow \mathrm{S}-1$ | - | - | 0 | - | - | - | - | - |  | S8-69 |
| PHP | $\mathrm{Ms} \leftarrow \mathrm{P}, \mathrm{S} \leftarrow \mathrm{S}-1$ | - | - | 0 | - | - | - | - | - |  | S8-60 |
| PHX | $\mathrm{Ms} \leftarrow \mathrm{X}, \mathrm{S} \leftarrow \mathrm{S}-1$ | - | - | 0 | - | - | - | - | - |  | S8-6 1 |
| PHY | $\mathrm{Ms} \leftarrow \mathrm{Y}, \mathrm{S} \leftarrow \mathrm{S}-1$ | - | - | 0 | - | - | - | - | - |  | S8-62 |
| PLA | $\mathrm{S} \leftarrow \mathrm{S}+1, \mathrm{~A} \leftarrow \mathrm{Ms}$ | N | - | 0 | - | - | - | Z | - |  | S8-63 |
| PLP | $S \leftarrow S+1, P \leftarrow M s$ |  |  |  | EST | RE |  |  |  |  | S8-64 |
| PLX | $S \leftarrow S+1, X \leftarrow M s$ | $N$ | - | 0 | - | - | - | Z | - |  | S8-65 |
| PLY | $S \leftarrow S+1, Y \leftarrow M s$ | $N$ | - | 0 | - | - | - | Z | - |  | S8-66 |
| RMBi | $\mathrm{Mi} \leftarrow 0$ | - | - | 0 | - | - | - | - | - |  | S8-67 |
| ROL | $\square \square$ | $N$ | - | 0 | - | - | - | Z | C |  | S8-78 |
| ROR | $\rightarrow \square 7 \rightarrow C$ | $N$ | - | 0 | - | - | - | Z | C |  | S8-79 |
| RTI | Return from Interrupt |  |  |  | EST | ORE |  |  |  |  | S8-7 ${ }^{\text {O}}$ |
| RTS | Return from Subroutine | - | - | 0 | - | - | - | - | - |  | S8.71 |
| SAX | $A \leftrightarrow X$ | - | - | 0 | - | - | - | - | - |  | S8-72 |
| SAY | $A \leftrightarrow Y$ | - | - | 0 | - | - | - | - | - |  | S8-73 |
| SBC | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{M}-\overline{\mathrm{C}}$ | N | V | 0 | - | - | - | Z | C |  | S8-74 |
| SEC | $C \leftarrow 1$ | - | - | 0 | - | - | - | - | 1 |  | S8-75 |
| SED | $D \leftarrow 1$ | - | - | 0 | - | 1 | - | - | - |  | S8-76 |
| SEI | $1 \leftarrow 1$ | - | - | 0 | - | - | 1 | - | - |  | S8-77 |
| SET | $T \leftarrow 1$ | - | - | 1 | - | - | - | - | - |  | S8-88 |
| SMBi | $M \mathrm{M} \leftarrow 1$ | - | - | 0 | - | - | - | - | - |  | S8-89 |

Table 2-3-3

| Mnemonic | Function | Flag |  |  |  |  |  |  |  | Reference page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N | V | T | B | D | 1 | Z | C |  |
| STO | HuC6270: $(A 1, A O)=(0,0) \leftarrow I M$ | - | - | 0 | - | - | - | - | - | S8-80 |
| ST1 | HuC6270: $(\mathrm{A} 1, \mathrm{AO})=(1,0) \leftarrow I M$ | - | - | 0 | - | - | - | - | - | S8-81 |
| ST2 | HuC6270: $(A 1, A 0)=(1,1) \leftarrow I M$ | - | - | 0 | - | - | - | - | - | S8-82 |
| STA | $\mathrm{M} \leftarrow \mathrm{A}$ | - | - | 0 | - | - | - | - | - | S8-83 |
| STX | $M \leftarrow X$ | - | - | 0 | - | - | - | - | - | S8-84 |
| STY | $M \leftarrow Y$ | - | - | 0 | - | - | - | - | - | S8-85 |
| STZ | $M \leftarrow 00{ }_{16}$ | - | - | 0 | - | - | - | - | - | S8-86 |
| SXY | $X \leftrightarrow Y$ | - | - | 0 | - | - | - | - | - | S8-87 |
| TAI | Transfer Block Data (INC ¢ ALT) | - | - | 0 | - | - | - | - | - | S8-90 |
| TAMi | MPRi $\leftarrow \mathrm{A}$ | - | - | 0 | - | - | - | - | - | S8-88 |
| TAX | $X \leftarrow A$ | N | - | 0 | - | - | - | z | - | S8-89 |
| TAY | $Y \leftarrow A$ | N | - | 0 | - | - | - | z | - | S8-92 |
| TDD | Transfer Block Data (DEC $\leftarrow$ DEC) | - | - | 0 | - | - | - | - | - | S8-93 |
| TIA | Transfer Block Data (ALT $\leftarrow \mathbb{I N C}$ ) | - | - | 0 | - | - | - | - | - | S8-94 |
| TII | Transfer Block Data (INC $\leftarrow \mathbb{I N C )}$ | - | - | 0 | - | - | - | - | - | S8-95 |
| TIN | Transfer Block Data (FIX ¢INC) | - | - | 0 | - | - | - | - | - | S8-97 |
| TMAi | $\mathrm{A} \leftarrow \mathrm{MPRi}$ | - | - | 0 | - | - | - | - | - | S8-99 |
| TRB | $M \leftarrow \bar{A} \wedge M$ | $\mathrm{M}_{7}$ | M6 | 0 | - | - | - | z | - | S8-101 |
| TSB | $M \leftarrow A \vee M$ | $\mathrm{M}_{7}$ | $\mathrm{M}_{6}$ | 0 | - | - | - | z | - | S8-103 |
| TST | $\mathrm{M} \wedge \mathrm{IM}$ | $\mathrm{M}_{7}$ | $\mathrm{M}_{6}$ | 0 | - | - | - | z | - | S8-104 |
| TSX | $x \leftarrow s$ | N | - | 0 | - | - | - | z | - | S8-105 |
| TXA | $A \leftarrow x$ | N | - | 0 | - | - | - | z | - | S8-106 |
| TXS | $S \leftarrow X$ | - | - | 0 | - | - | - | - | - | S8-107 |
| TYA | $A \leftarrow Y$ | N | - | 0 | - | - | - | z | - | S8-108 |

## 3. ADDRESSING MODES AND INSTRUCTION FORMATS

The HuC6280 provides twenty addressing modes available to the user. The addressing modes and instruction formats are described in this section.

### 3.1 Implied

Three types (Nos. 1-3) of implied addressing mode are available.

No. 1 Standard format
PC $\square$

No. 2 Special format

| PC | OP code |
| :---: | :---: |
| $P C+1$ | Mapping register number |

No. 3 Special format

|  | OP code |
| :--- | :--- |
|  | Low-order byte of source address |
|  | HC +2 |
|  | High-order byte of source address |
|  | Low-order byte of destination address |
| $P C+4$ | High-order byte of destination address |
|  | Low-order byte of length |
| +6 | High-order byte of length |
|  |  |

## Description

- Abbreviation for the mode: IMPLID
- 1-byte instruction
- The OP code specifies the source and destination.


## Description

- Abbreviation for the mode: IMPLID
- Applicable to TAMi and TMAi instructions only.
- 2-byte instruction
- The second byte specifies the mapping register number.

Mapping register number Second byte

| MPRO | $01_{16}$ |
| :--- | :--- |
| MPR1 | $02_{16}$ |
| MPR2 | $04_{16}$ |
| MPR3 | $08_{16}$ |
| MPR4 | $10_{16}$ |
| MPR5 | $20_{16}$ |
| MPR6 | $40_{16}$ |
| MPR7 | $80_{16}$ |

## Description

- Abbreviation for the mode: IMPLID
- Applicable to the following block transfer instructions only:

TAI
TDD
TIA
TII
TIN
-7-byte instruction

- The second and third bytes specify the source address. The fourth and fifth bytes specify the destination address. The sixth and seventh bytes specify the length or the number of bytes to be trasnferred.


### 3.2 Immediate

Format

$P C+1$
Immediate data

### 3.3 Zero Page

Format

|  | PC code |
| :--- | :--- |
|  | Low-order byte of zero-page address |

### 3.4 Zero Page X-Register Indexed

## Format

|  | OP code |
| :--- | :--- |
|  | PC +1 |

### 3.5 Zero Page Y-Register Indexed

Format

| PC |
| :--- |
| $\mathrm{PC}+1$ | | OP code |
| :---: |

## Description

- Abbreviation for the mode: IMM
- 2-byte instruction
- The second byte contains the immediate data as the operand.


## Description

- Abbreviation for the mode: ZP
- 2-byte instruction
- The second byte equals the low-order byte of a zero-page address. Its high-order byte always contains the logical address $20_{16}$.


## Description

- Abbreviations for the mode: ZP, X
- 2-byte instruction
- The X-register is added to the second byte to generate the low-order byte of a zeropage address. Its high-order byte always contains the logical address $20_{16}$.


## Description

- Abbreviation for the mode: ZP, Y
- 2-byte instruction
- The $Y$-register is added to the second byte to generate the low-order byte of a zeropage address. Its high-order byte always contains the logical address $20_{16}$.


### 3.6 Zero Page Relative

Format

| PC | OP code |
| :---: | :---: |
| $P C+1$ | Low-order byte of zero-page address |
| $\mathrm{PC}+2$ | Offset to destination address |

## Description

- Abbreviation for the mode: ZP, REL
- 3-byte instruction
- Applicable to BBSi and BBRi $(i=0.7)$ instructions only.
- The second byte equals the low-order byte of a zero-page address. Its high-order byte contains the logical address $20_{16}$.
- The third byte contains an offset to the destination address.
Offset to destination address $=$ Destination address $-(\mathrm{PC}+3)$


### 3.7 Zero Page Indirect

Format

| $P C$ |  |
| :--- | :---: |
| $P C+1$ | Low-order byte of zero-page address |

## Description

- Abbreviation for the mode: (IND)
- 2-byte instruction
- The memory address is contained in the zero page in such an order that the loworder byte precedes the high-order byte. The second byte of the instruction generates the address of the low-order byte in the zero page.


## Description

- Abbreviation for the mode: (IND, X)
- 2-byte instruction
- The memory address is contained in the zero page in such an order that the loworder byte precedes the high-order byte. The second byte of the instruction generates the address of the low-order byte specified in the zero page (X-register indexed).


## Description

- Abbreviation for the mode: (IND), Y
- 2-byte instruction
- The zero page contains 16-bit data in such an order that the low-order byte precedes the high-order byte. The $Y$ register is added to the 16 -bit data to generate a memory address. The second byte of the instruction generates the address of the low-order byte in the zero page.


### 3.10 Absolute

## Format

|  | OP code |
| :--- | :--- |
|  | Low-order byte of memory address |
| +1 | High-order byte of memory address |
|  |  |

### 3.11 Absolute X-Register Indexed

| Format |  |
| :---: | :---: |
| PC | OP code |
| $P C+1$ | Low-order byte of memory address |
| $P C+2$ | High-order byte of memory address |

### 3.12 Absolute Y-Register Indexed

| Format |  |
| :---: | :---: |
| PC | OP code |
| $P C+1$ | Low-order byte of memory address |
| $P C+2$ | High-order byte of memory address |

### 3.13 Absolute Indirect

Format

|  | PC code |
| :--- | :--- |
|  | OP |
| PC +1 | Low-order byte of memory address |
|  | High-order byte of memory address |
|  |  |

## Description

- Abbreviation for the mode: ABS
- 3-byte instruction
- The second and third bytes specify the memory address.


## Description

- Abbreviation for the mode: ABS, X
- 3-byte instruction
- The X-register is added to the address specified by the second and third bytes to generate an address.


## Description

- Abbreviation for the mode: ABS, Y
- 3-byte instruction
- The Y-register is added to the address specified by the second and third bytes to generate an address.


## Description

- Abbreviation for the mode: (ABS)
- 3-byte instruction
- The memory address is contained in the memory in such an order that the loworder byte precedes the high-order byte. The address of the low-order byte is specified in the absolute mode.


### 3.14 Absolute Indexed Indirect

Format

|  | OP code |
| :--- | :--- |
|  | PC |
|  | Low-order byte of memory address |
|  | High-order byte of memory address |
|  |  |

## Description

- Abbreviation for the mode: (ABS, X)
- 3-byte instruction
- The memory address is contained in the memory in such an order that the loworder byte precedes the high-order byte. The X -register is added to the 16 bits of data generated by the second and third bytes of the instruction to specify the address of the above low-order byte.


## Description

- Abbreviation for the mode: REL
- 2-byte instruction
- Applicable to relative branch instructions
- Offset to destination address
$=$ Destination address-(PC+2)


### 3.16 Immediate Zero Page

Format

| $P C$ | OP code |
| :--- | :---: |
|  | Immediate data |
|  | Low-order byte of zero-page address |

## Description

- Abbreviation for the mode: IMM ZP
- 3-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the zero-page data in order to change the status register.


## Description

- Abbreviation for the mode: IMM ZP, X
- 3-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the zero-page data indexed by the X -register in order to change the status register.


### 3.18 Immediate Absolute

| Format |  |
| :--- | :--- |
|  |  |
| $P C$ | OP code |
| +1 | Immediate data |
| +2 | Low-order byte of memory address |
|  | High-order byte of memory address |

## Description

- Abbreviation for the mode: IMM ABS
- 4-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the memory data in order to change the status register.


### 3.19 Immediate Absolute Indexed

| Format |  |
| :---: | :---: |
| PC | OP code |
| $P C+1$ | Immediate data |
| $P C+2$ | Low-order byte of memory address |
| $\mathrm{PC}+3$ | High-order byte of memory address |

## Description

- Abbreviation for the mode: IMM ABS, $X$
- 4-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the memory data indexed by the $X$-register in order to change the status register.


### 3.20 Accumulator

Format
PC $\quad$ OP code

## Description

- Abbreviation for the mode: ACC
- 1-byte instruction.


## 4. DESCRIPTION OF INSTRUCTIONS

This section describes what function each of the 89 HuC6280 instructions provides, how it is described in the assembly language, and what effect it has on the status register.
The format of and the meaning of each header for the information given for each description are as follows:

Function: | This part describes the function of each instruction. The |
| :--- |
| description consists of two parts: |
| - Detailed function description |
| - Brief function description |

Instruction: This part describes the applicable addressing modes, mnemonic, machine code, byte count, and cycle count of the instruction.

- Addressing mode: The addressing modes applicable to the instruction are given, using the abbreviations listed in Table 2-1-1.
- Mnemonic: How to describes the instruction in the assemble language is indicated. The symbols used in the description are listed in Table 2-1-2.
- Machine code: The hexadecimal machine code for the instruction is given. It has an OP code at its beginning, followed by operands if necessary.
- Bytes:

The number of bytes the instruction has is given.

- Cycles: The number of cycles the instruction requires for its execution is given. One cycle consists of one bus cycle (read, write, or dummy cycle).

This part indicates how the status register changes as a result of instruction execution. Symbols listed in Table 2-1-3 are used in this description.

## ADC (Add with Carry)

Function: The ADC instruction operates in either of two different ways depending on $T$ flag.
i) When $T=1$ (a SET instruction was executed immediately before the ADC):
$M(x), M$, and $C$ are added and the result is stored in $M(x)$. The number of cycles given in the table below is increased by 3 .
$M(x) \leftarrow M+M(x)+C$
ii) When $T=0$ (a SET instruction was not executed immediately before the ADC):
$A, M$, and $C$ are added and the result is stored in $A$.

$$
A \leftarrow A+M+C
$$

The ADC instruction also operates in either of two different ways depending on the D flag.
i) When $D=1$

A decimal add operation is performed. The number of cycles given in the table below is increased by $1 . V$ is unaffected.
ii) When $D=0$

A binary add operation is performed.

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | - ADC ¢ \#nn | 69, nn | 2 | 2 |
| ZP | $-\mathrm{ADC}-\mathrm{ZZ}$ | 65, ZZ | 2 | 4 |
| ZP, X | - ADC $\sim Z Z, X$ | 75, ZZ | 2 | 4 |
| (IND) | - ADC $\quad(Z Z)$ | 72, ZZ | 2 | 7 |
| (IND, X) | - $A D C$ - $(Z Z, X)$ | 61, ZZ | 2 | 7 |
| (IND), Y | - ADC - $(Z Z), Y$ | 71, ZZ | 2 | 7 |
| ABS | - ADC nhill | 6D. II, hh | 3 | 5 |
| ABS, $X$ | - ADC _hhll, $X$ | 7D, II, hh | 3 | 5 |
| ABS, Y | - ADC | 79, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | $V$ | 0 | - | - | - | $Z$ | $C$ |  |

## AND (And)

Function: The AND instruction operates in either of two different ways depending on the T flag.
i) When $T=1$ (a SET instruction was executed immediately before the AND)
$M(x)$ is ANDed with $M$ and the result is stored in $M(x)$. The number of cycles given in the table below is increased by 3 .
$M(x) \leftarrow M(x) \wedge M$
ii) When $T=0$ (a SET instruction was not executed immediately before the AND) $A$ is ANDed with $M$ and the result is stored in $A$.

$$
A \leftarrow A \wedge M
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -AND \# \#n | 29, nn | 2 | 2 |
| ZP | -AND -ZZ | 25, ZZ | 2 | 4 |
| ZP, X | - AND $\sim Z Z Z, X$ | 35, ZZ | 2 | 4 |
| (IND) | -AND $-(Z Z)$ | 32, ZZ | 2 | 7 |
| (IND, X) | -AND $\_(Z Z, X)$ | 21, ZZ | 2 | 7 |
| (IND), Y | -AND $-(Z Z), Y$ | 31, ZZ | 2 | 7 |
| ABS | -AND $\quad$ hhll | 2D, II, hh | 3 | 5 |
| ABS, $X$ | -AND_hhll, $X$ | 3D, II, hh | 3 | 5 |
| ABS, $Y$ | -AND $\sim h h l l, Y$ | 39, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

## ASL (Shift Left)

Function: The content of memory or the accumulator is shifted left by one bit. $O$ is set in MO or $A O$, and $M 7$ or $A 7$ in $C$.

$C \leftarrow$| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | -ASL -ZZ | 06, ZZ | 2 | 6 |
| ZP, X | -ASL_ZZ, X | 16, ZZ | 2 | 6 |
| ABS | -ASL $\quad$ hhll | OE, II, hh | 3 | 7 |
| ABS, $X$ | -ASL_hhll, $X$ | 1E, II, hh | 3 | 7 |
| ACC | -ASL-A | OA | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| N | - | 0 | - | - | - | Z | C |  |

## BBRi (Branch on Bit Reset)

Function: If the specified zero-page bit is " 0 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increases by 2 . If the specified zero-page bit is " 1 ", the program counter is increased by 3 and the BBRi instruction has no effect.

$$
\begin{array}{ll}
\mathrm{PC} \leftarrow \mathrm{PC}+3+\mathrm{rr} & \text { if } \mathrm{Mi}=0 \\
\mathrm{PC} \leftarrow \mathrm{PC}+3 & \text { if } \mathrm{Mi}=1
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{ZP}, \mathrm{REL}$ | - BBRi-ZZ, hhll | $10 \mathrm{i}+\mathrm{F}, \mathrm{ZZ}, \mathrm{rr}$ | 3 | 6 |

NOTE: $r r=h h l l-(P C+3)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | 1 | $Z$ | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

## BBSi (Branch on Bit Set)

Function: If the specified zero-page bit is " 1 ", the CPU branches to the specified relative address.
The number of cycles given in the table below is increases by 2 . If the specified zero-page bit is " 0 ", the program counter is increased by 3 and the BBSi instruction has no effect.
$\begin{array}{ll}\mathrm{PC} \leftarrow \mathrm{PC}+3+\mathrm{rr} & \text { if } \mathrm{Mi}=1 \\ \mathrm{PC} \leftarrow \mathrm{PC}+3 & \text { if } \mathrm{Mi}=0\end{array}$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{ZP}, \mathrm{REL}$ | $-\mathrm{BBSi}, \mathrm{ZZ}$, hhll | $10 \mathrm{i}+8 \mathrm{~F}, \mathrm{ZZ}, \mathrm{rr}$ | 3 | 6 |

NOTE: $\mathrm{rr}=\mathrm{hhll}-(\mathrm{PC}+3)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | $V$ | $T$ | $B$ | $D$ | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## BCC (Branch on Carry Clear)

Function: If the C flag is " 0 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2 . If the $C$ flag is " 1 ", the program counter is increased by 2 and the BBRi instruction has no effect.

$$
\begin{array}{ll}
P C \leftarrow P C+2+r r & \text { if } C=0 \\
P C \leftarrow P C+2 & \text { if } C=1
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | - $\mathrm{BBC}_{\ldots}$ hhll | $90, \mathrm{rr}$ | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | O | - | - | - | - | - |  |

## BCS (Branch on Carry Set)

Function: If the C flag is " 1 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the C flag is " 0 ", the program counter is increased by 2 and the BCS instruction has no effect.
$P C \leftarrow P C+2+r r \quad$ if $C=1$
$\mathrm{PC} \leftarrow \mathrm{PC}+2 \quad$ if $\mathrm{C}=0$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | -BCS_hhll | BO,rr | 2 | 2 |

NOTE: $\mathrm{rr}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## BEO (Branch on Equal)

Function: If the $Z$ flag is " 1 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2 . If the $Z$ flag is " 0 ", the program counter is increased by 2 and the BCS instruction has no effect.

$$
\begin{array}{ll}
P C \leftarrow P C+2+r r & \text { if } Z=1 \\
P C \leftarrow P C+2 & \text { if } Z=0
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | - BEQ $^{\text {Chhll }}$ | FO, rr | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | - | - | - | - |  |

Function: An AND operation is performed between the accumulator and memory. The result is not stored. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag. $A \wedge M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | - BIT $\#$ \#nn | 89, nn | 2 | 2 |
| ZP | - BIT | 24, ZZ | 2 | 4 |
| ZP, X | - BIT」ZZ, X | 34, ZZ | 2 | 4 |
| ABS | -BIT L hhll | 2C, II, hh | 3 | 5 |
| $A B S, X$ | - BIT_hhil, $X$ | 3C, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $M_{7}$ | $M_{6}$ | 0 | - | - | - | $Z$ | - |  |

## BMI (Branch on Minus)

Function: If the $N$ flag is " 1 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2 . If the $N$ flag is " 0 ", the program counter is increased by 2 and the BCS instruction has no effect.
$\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{rr}$
if $N=1$
$P C \leftarrow P C+2$
if $\mathrm{N}=0$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | -BMI_hhll | $30, \mathrm{rr}$ | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

Function: If the $Z$ flag is " 0 ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2 . If the $Z$ flag is " 1 ", the program counter is increased by 2 and the BNE instruction has no effect.
$\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{rr} \quad$ if $\mathrm{Z}=0$
$P C \leftarrow P C+2 \quad$ if $Z=1$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | WNE hhll | DO, rr | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

## BPL (Branch on Plus)

Function: If the N flag is " O ", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2 . If the $N$ flag is " 1 ", the program counter is increased by 2 and the BPL instruction has no effect.

$$
\begin{array}{ll}
\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{rr} & \text { if } \mathrm{N}=1 \\
\mathrm{PC} \leftarrow \mathrm{PC}+2 & \text { if } \mathrm{N}=0
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | -BPL _hhll | $10, \mathrm{rr}$ | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The CPU branches to the specified relative address.

$$
\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{rr}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | -BRA_hhll | $80, \mathrm{rr}$ | 2 | 4 |

NOTE: $r r=h h l l-(P C+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | 1 | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## BRK (Break)

Function: The program counter and the content of the status register are pushed into the stack. In this case, PCH is first pushed in, followed by PCL and P. Then the instruction reads the low-order byte at logical address FFF6(hex) and the high-order byte at logical address FFF7(hex), and the CPU branches to the interrupt handling subroutine. The $B$ flag in the status register which is pushed into the stack is set to " 1 ". The value of the program counter which is pushed into the stack is the address of (BRK +2 ).
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
$\mathrm{Ms} \leftarrow \mathrm{PCH} \quad, \mathrm{S} \leftarrow \mathrm{S}-1$
$\mathrm{Ms} \leftarrow \mathrm{PCL} \quad, \mathrm{S} \leftarrow \mathrm{S}-1$
Ms $\leftarrow P \quad, S \leftarrow S-1$
$\mathrm{PCL} \leftarrow\left(\mathrm{FFF}_{16}\right)$
$\mathrm{PCH} \leftarrow\left(\mathrm{FFF}_{16}\right)$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -BRK | 00 | 1 | 8 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | 1 | 0 | 1 | - | - |  |

## BSR (Branch Subroutine)

Function: The program counter is pushed into the stack. In this case, PCH precedes PCL. The value of the program counter which is pushed into the stack is the address of the last byte of the BSR instruction.

$$
\begin{array}{ll}
\mathrm{PC} \leftarrow \mathrm{PC}+1 & \\
\mathrm{Ms} \leftarrow \mathrm{PCH} & , \mathrm{~S} \leftarrow \mathrm{~S}-1 \\
\mathrm{Ms} \leftarrow \mathrm{PCL} & , \mathrm{~S} \leftarrow \mathrm{~S}-1 \\
\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{rr} &
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| REL | $-\mathrm{BSR}_{\text {Lhhll }}$ | $44, \mathrm{rr}$ | 2 | 8 |

NOTE: $\mathrm{rr}=\mathrm{hll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | 1 | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: If the $V$ flag is " $O$ " the CPU branches to the specified relative address. The number of cycles given in the table below is incresed by 2 . If the $V$ flag is " 1 ", the program counter is increased by 2 and the BVC instruction has no effect.

$$
\begin{array}{ll}
P C \leftarrow P C+2+r r & \text { if } V=0 \\
P C \leftarrow P C+2 & \text { if } V=1
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| REL | - BVC hhll $^{2}$ | $50, r r$ | 2 | 2 |

NOTE: $r \mathrm{r}=\mathrm{hll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## BVS (Branch on V Set)

Function: If the $V$ flag is " 1 ", the CPU branches to the specified relative address. The number of cycles given in the tabel below is increased by 2 . If the $V$ flag is " 0 ", the program counter is increased by 2 and the BVS instruction has no effect.

$$
\begin{array}{ll}
P C \leftarrow P C+2+r r & \text { if } V=1 \\
P C \leftarrow P C+2 & \text { if } V=0
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| REL | - BVS $_{\text {Chhll }}$ | $70, \mathrm{rr}$ | 2 | 2 |

NOTE: $\mathrm{rr}=\mathrm{hhll}-(\mathrm{PC}+2)$
$-128 \leqq r r \leqq 127$

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

## CLA (Clear A)

Function: The accumulator is cleared.

$$
\mathrm{A} \leftarrow 00_{16}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -CLA | 62 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## CLC (Clear C)

Function: The carry flag is cleared.

$$
c \leftarrow 0
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -CLC | 18 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | 0 |  |

CLD (Clear D)

Function: The decimal flag is cleared.

$$
D \leftarrow 0
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -CLD | D8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | 0 | - | - | - |  |

Function: The interrupt disable is cleared.

$$
1 \leftarrow 0
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | CLI | 58 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | 1 | $Z$ | C |  |
| - | - | 0 | - | - | 0 | - | - |  |

Function: The overflow flag is cleared.

$$
V \leftarrow 0
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -CLV | B8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | 0 | 0 | - | - | - | - | - |  |

## CLX (Clear X)

Function: The $X$-register is cleared.

$$
X \leftarrow 00_{16}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - CLX | 82 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | $\mathbf{Z}$ | C |  |
| - | - | O | - | - | - | - | - |  |

## CLY (Clear Y)

Function: The Y -register is cleared.

$$
Y \leftarrow 00_{16}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - CLY | C2 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: Memory is subtracted from the accumulator. The result is not stored.
A - M

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | - CMP \# \#nn | C9, nn | 2 | 2 |
| ZP | -CMP | C5, ZZ | 2 | 4 |
| ZP, X | -CMP -ZZ , X | D5, ZZ | 2 | 4 |
| (IND) | - CMP ( ZZ ) | D2, ZZ | 2 | 7 |
| (IND, X) | ـCMP」 $(Z Z, X)$ | C1, ZZ | 2 | 7 |
| (IND), Y | -CMP | D 1, ZZ | 2 | 7 |
| ABS | -CMP_hhll | CD, II, hh | 3 | 5 |
| ABS, $X$ | -CMP_hhll, X | DD, II, hh | 3 | 5 |
| ABS, $Y$ | -CMP_hhll, Y | D9, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | $C$ |  |

## CPX (Compare X with M)

Function: Memory is subtracted from the $X$-register. The result is not stored.
$\mathrm{X}-\mathrm{M}$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -CPX | EO, nn | 2 | 2 |
| ZP | -CPX | E4, ZZ | 2 | 4 |
| ABS | - CPX $\quad$ hhll | EC, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | Z | C |  |
| N | - | 0 | - | - | - | Z | C |  |

## CPY (Compare Y with M)

Function: Memory is subtracted from the Y -register. The result is not stored.

$$
Y-M
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -CPY \# \#nn | CO, nn | 2 | 2 |
| ZP | -CPY - ZZ | C4, ZZ | 2 | 4 |
| ABS | -CPY ¢ hhll | CC, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| N | - | O | - | - | - | Z | C |  |

## DEC (Decrement)

Function: The content of memory or the accumulator is decremented by 1 .
$M \leftarrow M-1$
or
$A \leftarrow A-1$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ZP | -DEC_ZZ | C6, ZZ | 2 | 6 |
| ZP, X | -DEC_ZZ, X | D6, ZZ | 2 | 6 |
| ABS | -DEC_hhII | CE, II, hh | 3 | 7 |
| ABS, X | -DEC_hhll, $X$ | DE, II,hh | 3 | 7 |
| ACC | -DEC_A | $3 A$ | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

## DEX (Decrement X)

Function: The content of the $Y$-register is decremented by 1.

$$
Y \leftarrow X-1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -DEX | CA | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of the $Y$-register is decremented by 1.

$$
Y \leftarrow Y-1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -DEY | 88 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |  |

## EOR (Exclusive OR)

Function: The EOR instruction operates in either of two different ways depending on the $T$ flag.
i) When $T=1$ (a SET instruction was executed immediately before the EOR)
$M(x)$ is exclusive-ORed with $M$ and the result is stored in $M(x)$. The number of cycles given in the table below is increased by 3 .
$M(x) \leftarrow M(x) \nleftarrow M$
ii) When $T=0$ (a SET instruction was not executed immediately before the EOR) $A$ is exclusive-ORed with $M$ and the result is stored in $A$.
$A \leftarrow A \forall M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -EOR \# \#nn | 49, nn | 2 | 2 |
| ZP | -EOR LZ $^{\text {L }}$ | 45, ZZ | 2 | 4 |
| ZP, X |  | 55, ZZ | 2 | 4 |
| (IND) | -EOR ( ZZ ) | 52, ZZ | 2 | 7 |
| (IND, X) | -EOR $(Z Z, X)$ | 41, ZZ | 2 | 7 |
| (IND), Y | -EOR $(Z Z), Y$ | 51, ZZ | 2 | 7 |
| ABS | -EOR_hhll | 4D, II, hh | 3 | 5 |
| ABS, $X$ | -AND -hhll , X | 5D, II, hh | 3 | 5 |
| ABS, Y | -EOR hhill, Y | 59, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of memory or the accumulator is incremented by 1.

$$
\begin{aligned}
& M \leftarrow X+1 \\
& \text { or } \\
& A \leftarrow A+1
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | -INC ${ }^{\text {LZ }}$ | E6, ZZ | 2 | 6 |
| ZP, X | -INC_ZZ, X | F6, ZZ | 2 | 6 |
| ABS | - INC hhhll | EE, II, hh | 3 | 7 |
| ABS, $X$ | - INC hhhll, X | FE, II, hh | 3 | 7 |
| ACC | -INC-A | 1A | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of the $X$-register is incremented by 1 .

$$
x \leftarrow x+1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - INX | E8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | $I$ | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

## INY (Increment Y)

Function: The content of the $Y$-register is incremented by 1.

$$
Y \leftarrow Y+1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | LINY | C8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The CPU branches to the specified address.
i) Addressing mode: ABS

PCL $\leftarrow$ II
$\mathrm{PCH} \leftarrow$ hh
ii) Addressing mode: (ABS)
$\mathrm{PCL} \leftarrow$ (hhll)
$\mathrm{PCH} \leftarrow(\mathrm{hhll}+1)$
iii) Addressing mode: (ABS, X)
$\mathrm{PCL} \leftarrow(h h l l+X)$
$\mathrm{PCH} \leftarrow(h h l l+X+1)$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ABS | -JMP ¢ hhll | 4C, II, hh | 3 | 4 |
| (ABS) | -JMP (hhli) | 6C, II, hh | 3 | 7 |
| (ABS, X) | -JMPー (hhll, X) | 7C, II, hh | 3 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## JSR (Jump to Subroutine)

Function: The program counter is pushed into the stack. In this case, PCH precedes PCL. Next, the CPU branches to the specified address. The value of the program counter which is pushed into the stack is the address of the last byte of the JSR instruction.
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

$$
\begin{array}{ll}
\mathrm{Ms} \leftarrow \mathrm{PCH} & , \mathrm{~S} \leftarrow \mathrm{~S}-1 \\
\mathrm{Ms} \leftarrow \mathrm{PCL} & , \mathrm{~S} \leftarrow \mathrm{~S}-1 \\
\mathrm{PC} \leftarrow \text { hhll } &
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| $A B S$ | -JSR_hhll | $20, \mathrm{II}, \mathrm{hh}$ | 3 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | O | - | - | - | - | - |  |

Function: The content of memory is loaded to the accumulator.

$$
A \leftarrow M
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | - LDA - \#nn | A9, nn | 2 | 2 |
| ZP | - LDA LZ $^{\text {L }}$ | A5, ZZ | 2 | 4 |
| ZP, X | -LDA $-2 Z, X$ | B5, ZZ | 2 | 4 |
| (IND) |  | B2, ZZ | 2 | 7 |
| (IND, X) | - LDA | A1, ZZ | 2 | 7 |
| (IND), Y | - LDA ${ }_{-}(Z Z), Y$ | B1, ZZ | 2 | 7 |
| ABS | - LDA ${ }_{\text {L }}$ hhll | AD, II, hh | 3 | 5 |
| ABS, $X$ | - LDA ¢ hhill, $X$ | BD, II, hh | 3 | 5 |
| ABS, Y | - LDA $\ldots$ hhll, Y | B9, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |  |  |  |  |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |  |  |  |  |  |

Function: The content of memory is loaded to the $X$-register.
$X \leftarrow M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | - LDX $\#$ \#n | A2, nn | 2 | 2 |
| ZP | -LDX Z | A6, ZZ | 2 | 4 |
| ZP, Y | -LDX | B6, ZZ | 2 | 4 |
| ABS | -LDX $\quad$ hhll | AE, II, hh | 3 | 5 |
| ABS, Y | -LDX hhll, Y | BE, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of memory is loaded to the Y -register.

$$
Y \leftarrow M
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -LDY \# \#nn | AO, nn | 2 | 2 |
| ZP | -LDY $\quad$ ZZ | A4, ZZ | 2 | 4 |
| ZP, X |  | B4, ZZ | 2 | 4 |
| ABS | -LDY hhill | AC, II, hh | 3 | 5 |
| $A B S, X$ | -LDY | BC, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of memory or the accumulator is shifted right by one bit. $O$ is set in M7 or A7, and MO or AO in C.

$$
0 \rightarrow \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | -LSR $\quad$ Z | 46, ZZ | 2 | 6 |
| ZP, X | -LSR -ZZ , X | 56, ZZ | 2 | 6 |
| ABS | - LSR $\sim$ hhll | 4E, II, hh | 3 | 7 |
| ABS, $X$ | $\sim_{\text {LSR }}^{\text {L }}$ hhil, $X$ | 5E, II, hh | 3 | 7 |
| ACC | $\sim L S R \_A$ | 4A | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | $C$ |  |

Function: The program counter is incremented by 1.

$$
P C \leftarrow P C+1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -NOP | EA | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The ORA instruction operates in either of two different ways depending on the $T$ flag.
i) When $T=1$ (a SET instruction was executed immediately before the ORA)
$M(x)$ is ORed with $M$ and the result is stored in $M(x)$. The number of cycles given in the table below is increased by 3 .
$M(x) \leftarrow M(x) \vee M$
ii) When $T=O$ (a SET instruction was not executed immediately before the ORA) $A$ is ORed with $M$ and the result is stored in $A$.

$$
A \leftarrow A \vee M
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -ORA \#nn | 09, nn | 2 | 2 |
| ZP | -ORA Z ZZ | 05, zz | 2 | 4 |
| ZP, X | - ORA ZZ , X | 15, zz | 2 | 4 |
| (IND) | -ORA | 12, zz | 2 | 7 |
| (IND, X ) | -ORA-(ZZ, X) | 01, ZZ | 2 | 7 |
| (IND), Y | -ORA | 11, zz | 2 | 7 |
| ABS | -ORA ¢ hhll | OD, II, hh | 3 | 5 |
| ABS, $X$ | - ORA_hhll, X | 1D, II, hh | 3 | 5 |
| ABS, $Y$ | -ORA hhll, Y | 19, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

## PHA (Push A)

Function: The content of the accumulator is pushed into stack.

$$
\begin{aligned}
& M s \leftarrow A \\
& S \leftarrow S-1
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | PPHA | 48 | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | $V$ | $T$ | $B$ | $D$ | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

## PHP (Push P)

Function: The content of the status register is pushed into stack.

$$
\mathrm{Ms} \leftarrow \mathrm{P}
$$

$$
S \leftarrow S-1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | $\ldots$ PHP | 08 | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The content of the $X$-register is pushed into stack.

$$
\begin{aligned}
& M s \leftarrow X \\
& S \leftarrow S-1
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - PHX | DA | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## PHY (Push Y)

Function: The content of the $Y$-register is pushed into stack.

$$
\begin{aligned}
& M s \leftarrow Y \\
& S \leftarrow S-1
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - PHY | $5 A$ | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The data in the stack is pulled to the accumulator.

$$
\begin{aligned}
& S \leftarrow S+1 \\
& A \leftarrow M s
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -PLA | 68 | 1 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | $I$ | $Z$ | $C$ |
| $N$ | - | 0 | - | - | - | $Z$ | - |

## PLP (Pull P)

Function: The data in the stack is pulled to the status register.

$$
\begin{aligned}
& S \leftarrow S+1 \\
& P \leftarrow M s
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - PLP | 28 | 1 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |
| $(R$ | $E$ | $S$ | $T$ | $O$ | $R$ | $E$ | $D)$ |

Function: The data in the stack is pulled to the X-register.

$$
\begin{aligned}
& S \leftarrow S+1 \\
& X \leftarrow M s
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -PLX | FA | 1 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |
| $N$ | - | 0 | - | - | - | $Z$ | - |

## PLY (Pull Y)

Function: The data in the stack is pulled to the $Y$-register.

$$
\begin{aligned}
& S \leftarrow S+1 \\
& Y \leftarrow M s
\end{aligned}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -PLY | $7 A$ | 1 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The specified bit of memory in the zero page is reset.

$$
M i \leftarrow 0
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ZP | $-\mathrm{RMBi}_{\sim} \mathrm{ZZ}$ | $10 \mathrm{i}+7, \mathrm{ZZ}$ | 2 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The content of memory or the accumulator, concatenated with the carry flag is rotated left by one bit.

| $\mathrm{C} \leftarrow$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | -ROL-ZZ | 26, ZZ | 2 | 6 |
| ZP, X | -ROL -ZZ , X | 36, ZZ | 2 | 6 |
| ABS | -ROL hhll | 2E, II, hh | 3 | 7 |
| ABS, $X$ | -ROL ¢hill, X | 3E, II, hh | 3 | 7 |
| ACC | -ROL - A | 2A | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | Z | C |  |
| N | - | 0 | - | - | - | Z | C |  |

Function: The content of memory or the accumulator, concatenated with the carry flag is rotated right by one bit.


Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | $\sim$ ROR $\quad$ ZZ | 66, ZZ | 2 | 6 |
| ZP, X | $\sim \mathrm{mOR}_{\ldots} \mathrm{ZZ}$, X | 76, ZZ | 2 | 6 |
| ABS | - ROR ¢ hhll | 6E, II, hh | 3 | 7 |
| ABS, $X$ | -ROR $\sim$ hhll, $X$ | 7E, II, hh | 3 | 7 |
| ACC | $\triangle \mathrm{ROR}_{\triangle} \mathrm{A}$ | 6A | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| N | - | 0 | - | - | - | Z | C |  |

Function: The data in the stack is pulled. In this case, the status register is first pulled, followed by the low-order byte and the high-order byte of the program counter. The CPU branches to the address specified by the program counter.

$$
\begin{array}{ll}
S \leftarrow S+1 & , P \leftarrow M s \\
S \leftarrow S+1 & , P C L \leftarrow M s \\
S \leftarrow S+1 & , P C H \leftarrow M s
\end{array}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - RTI | 40 | 1 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | Z | C |
| R | E | S | T | O | R | $E$ | $D)$ |

Function: The data in the stack is pulled. In this case, the low-order byte of the program counter is first pulled, followed by the high-order byte. Then the program counter is incremented by 1 , and the CPU branches to the address specified by the program couter.
$S \leftarrow S+1 \quad, P C L \leftarrow M s$
$S \leftarrow S+1 \quad, \mathrm{PCH} \leftarrow \mathrm{Ms}$
$P C \leftarrow P C+1$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -RTS | 60 | 1 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

Function: The content of accumulator is swapped for the content of the the $X$-register.

$$
A \leftrightarrow X
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - SAX | 22 | 1 | 3 |

## Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The content of accumulator is swapped for the content of the the $Y$-register.
$A \leftrightarrow Y$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -SAY | 42 | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: $M$ and $\bar{C}$ are subtracted from $A$. The result is stored in $A$. The SBC instruction operates in either of two different ways depending on the $D$ flag.
$A \leftarrow A-M-\bar{C}$
i) When $D=1$

A decimal subtract operation is performed. The number of cycles given in the table below is increased by 1 . The $V$ flag is unaffected.
ii) When $D=0$

A binary subtract operation is performed.

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | -SBC | E9, nn | 2 | 2 |
| ZP | -SBC-ZZ | E5, ZZ | 2 | 4 |
| ZP, X | -SBC-ZZ, X | F5, ZZ | 2 | 4 |
| (IND) | -SBC-(ZZ) | F2, ZZ | 2 | 7 |
| (IND, X) | -SBC-(ZZ, X | E1, ZZ | 2 | 7 |
| (IND), Y | - BSC-(ZZ), Y | F1, ZZ | 2 | 7 |
| ABS | -SBC ¢hhll | ED, II, hh | 3 | 5 |
| ABS, $X$ | -SBC_hhll, $X$ | FD, II, hh | 3 | 5 |
| ABS, Y | -SBC ¢ hhll, Y | F9, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $N$ | $V$ | 0 | - | - | - | $Z$ | $C$ |  |

## SEC (Set C)

Function: The carry flag is set.

$$
C \leftarrow 1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - SEC | 38 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | 1 |  |

Function: The decimal flag is set.

$$
D \leftarrow 1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | USED | F8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | 1 | - | - | - |  |

Function: The interrupt disable is set.
$1 \leftarrow 1$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - SEI | 78 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | 1 | Z | C |  |
| - | - | 0 | - | - | 1 | - | - |  |

Function: The memory operation flage is set.

$$
T \leftarrow 1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - SET | F4 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 1 | - | - | - | - | - |  |

## SMBi (Set Memory Bit)

Function: The specified bit of memory in the zero page is set.

$$
\mathrm{Mi} \leftarrow 1
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :---: | :---: | :---: | :---: |
| ZP | $-\mathrm{SMBi}_{\boxed{\text { NZ }}} \mathrm{ZZ}$ | $10 \mathrm{i}+87, \mathrm{ZZ}$ | 2 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | $Z$ | $C$ |  |
| - | - | 0 | - | - | - | - | - |  |

## STO (Store HuC6270 No. 1)

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal levels are:
$\overline{C E 7}=$ "L" level
A1 = "L" level
AO = "L" level

HuC6270: $(A 1, A O)=(0,0) \leftarrow I M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | - STO \#nn | $03, n n$ | 2 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |  |  |  |  |  |
| - | - | O | - | - | - | - | - |  |  |  |  |  |  |  |

## ST1 (Store HuC6270 No. 2)

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal levels are:
$\overline{C E 7}=$ "L" level
A1 = "H" level
$A 0=" L "$ level

HuC6270: $(A 1, A O)=(1,0) \leftarrow I M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | - ST1 $\ldots \# n n$ | $13, n n$ | 2 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | O | - | - | - | - | - |  |

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal levels are:

$$
\begin{aligned}
& \overline{C E 7}=\text { "L" level } \\
& A 1=\text { "H" level } \\
& \text { AO }=\text { "H" level }
\end{aligned}
$$

$$
\operatorname{HuC6270}:(\mathrm{A} 1, \mathrm{AO})=(1,1) \leftarrow \mathrm{IM}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | - ST2 $\# n n$ | $23, \mathrm{nn}$ | 2 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The content of the accumulator is stored in memory.

$$
M \leftarrow A
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | - STA $-2 Z$ | 85, ZZ | 2 | 4 |
| ZP, X | -STA-ZZ, X | 95, ZZ | 2 | 4 |
| (IND) | $\sim$ STA $-(Z Z)$ | 92, ZZ | 2 | 7 |
| (IND, X) | $\square S T A-(Z Z, X)$ | 81, ZZ | 2 | 7 |
| (IND), Y | $\amalg$ STA $\quad(Z Z), Y$ | 91, ZZ | 2 | 7 |
| ABS | -STA $\quad$ hhll | 8D, II, hh | 3 | 5 |
| ABS, $X$ | -STA n hhll, X | 9D. II, hh | 3 | 5 |
| $A B S, Y$ | $\sim$ STA $-h h l l, Y$ | 99, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## STX (Store X)

Function: The content of the X -register is stored in memory.

$$
M \leftarrow X
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| $Z P$ | $-S T X \_Z Z$ | $86, Z Z$ | 2 | 4 |
| $Z P, Y$ | $-S T X \_Z Z, Y$ | $96, Z Z$ | 2 | 4 |
| $A B S$ | $-S T X \_h h I I$ | $8 E, I I, h h$ | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## STY (Store Y)

Function: The content of the $Y$-register is stored in memory. $M \leftarrow Y$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ZP | - STY $_{\text {N ZZ }}$ | $84, Z Z$ | 2 | 4 |
| $Z P, X$ | $-S T Y \_Z Z, X$ | $94, Z Z$ | 2 | 4 |
| ABS | $-S T Y \_h h I I$ | $8 C, I I, h h$ | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: " $\mathrm{OO}_{16}$ " is stored in memory.

$$
\mathrm{M} \leftarrow 00_{16}
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ZP | -STZ-ZZ | 64, ZZ | 2 | 4 |
| ZP, X | -STZ $\quad$ ZZ, X | 74, zz | 2 | 4 |
| ABS | -STZ -hhll | 9C, II, hh | 3 | 5 |
| ABS, $X$ | -STZ | 9E, II, hh | 3 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## SXY (Swap X for Y)

Function: The content of the X -register is swapped for the content of the Y -register. $X \leftrightarrow Y$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - SXY | 02 | 1 | 3 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented and decremented alternately each time one byte is sent. The destination memory address is incremented each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is $0,65,536$ bytes of data are transferred.
When executed, the TAI instruction uses three levels of stack for retention of the data in the internal registers ( $\mathrm{A}, \mathrm{X}$, and Y ).



Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | WHI_SHSL, <br> DHDL, LHLL | F3, SL, SH, DL, <br> DH, LL, LH | 7 | $17+6 x$ |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| - | - | 0 | - | - | - | - | - |  |

## TAMi (Transfer A to MPR)

Function: The content of the accumulator is transferred to a mapping register whose number is specified by ' i ' $(=0 \sim 7)$.
$M P R i \leftarrow A$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | LTAMi | $53,2^{i}$ | 2 | 5 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

Function: The content of the accumulator is transferred to the X -register.

$$
X \leftarrow A
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -TAX | AA | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | $I$ | $Z$ | $C$ |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of the accumulator is transferred to the $Y$-register.

$$
Y \leftarrow A
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | TTAY | A8 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | $Z$ | $C$ |  |  |
| $N$ | - | 0 | - | - | - | $Z$ | - |  |  |

## TDD (Transfer Block Data)

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is also decremented each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is $0,65,536$ bytes of data are transferred.
When executed, the TDD instruction uses three levels of stack for retention of the data in the internal registers $(A, X$, and $Y$ ).


Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :---: | :---: | :---: |
| IMPLID | -TDD_SHSL, <br> DHDL, LHLL | C3, SL, SH, DL, <br> DH, LL, LH | 7 | $17+6 \mathrm{X}$ |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is incremented and decremented alternately each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is $0,65,536$ bytes of data are transferred.
When executed, the TIA instruction uses three levels of stack for retention of the data in the internal registers $(A, X$, and $Y)$.



Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -TAI SHSL, <br> DHDL, LHLL | E3, SL, SH, DL, <br> DH, LL, LH | 7 | $17+6 x$ |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## TII (Transfer Block Data)

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is incremented and decremented alternately each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is $0,65.536$ bytes of data are transferred.
When executed, the TII instruction uses three levels of stack for retention of the data in the intenal registers ( $A, X$, and $Y$ ).


Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :---: | :---: | :---: |
| IMPLID | MTI_SSHSL, <br> DHDL, LHLL | 73, SL, SH, DL, <br> DH, LL, LH | 7 | $17+6 X$ |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | $V$ | $T$ | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

## TIN (Transfer Block Data)

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is fixed. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is $0,65,536$ bytes of data are transferred. When executed, the TIN instruction uses three levels of stack for retention of the data in the internal registers $(A, X$, and $Y$ ).


Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - TIN_SHSL, | D3, SL, SH, DL, |  |  |
| DHDL, LHLL | DH, LL, LH |  |  |  |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

Function: The contents of a mapping register whose number is specified by ${ }^{\prime}{ }^{\prime}(=0 \sim 7)$ is transferred the accumulator.

$$
A \leftarrow M P R i
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - TMAi | $43,2^{\mathbf{i}}$ | 2 | 4 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| - | - | 0 | - | - | - | - | - |  |

Function: The negated data of the accumulator is ANDed with the content of memory. The result is not stored in the memory. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag.
$M \leftarrow \bar{A} \wedge M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ZP | - TRB_ZZZ | $14, Z Z$ | 2 | 6 |
| ABS | -TRB_hhll | $1 \mathrm{C}, \mathrm{II}, \mathrm{hh}$ | 3 | 7 |

Flags:

| Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |
| $M_{7}$ | $M_{6}$ | 0 | - | - | - | $Z$ | - |

Function: The content of the accumulator is ORed with the content of memory The result is stored in the memory. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag.
$M \leftarrow A \vee M$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ZP | - TSB $\_Z Z ~_{2 B S}$ | - TSB $\_h h l l$ | OC, $2 Z$ | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | T | B | D | I | Z | C |  |
| $\mathrm{M}_{7}$ | $\mathrm{M}_{6}$ | 0 | - | - | - | Z | - |  |

## TST（Test Memory）

Function：The content of memory in the zero page is ANDed with immediate data．The result is not stored．Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag． $A \wedge M$

Instruction：

| Addressing | Mnemonic | Machine Code | Number of Bytes | Number of Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM ZP | －TSTー\＃nn，ZZ | 83，nn，ZZ | 3 | 7 |
| IMM ZP，$X$ | －TSTー \＃nn，ZZ， X | A3，nn，ZZ | 3 | 7 |
| IMM ABS | －TSTー \＃nn，hhll | 93，nn，II，hh | 4 | 8 |
| IMM ABS，$X$ | －TSTـ \＃nn，hhll， X | B3，nn，II，hh | 4 | 8 |

Flags：

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | 1 | $Z$ | $C$ |  |
| $M_{7}$ | $M_{6}$ | 0 | - | - | - | $Z$ | - |  |

Function: The content of the stack pointer is transferred to the $X$-register.

$$
x \leftarrow S
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | TSX | BA | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | V | T | B | D | I | $\mathbf{Z}$ | C |  |
| $\mathbf{N}$ | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of the $X$-register is transferred to the accumulator.

$$
A \leftarrow X
$$

instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -TXA | 8 A | 1 | 2 |

Fiags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $V$ | $T$ | $B$ | $D$ | I | Z | C |  |
| N | - | 0 | - | - | - | $Z$ | - |  |

Function: The content of the $X$-register is transferred to the stack pointer.

$$
S \leftarrow X
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | - TXS | $9 A$ | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | V | T | B | D | I | Z | C |  |  |
| - | - | 0 | - | - | - | - | - |  |  |

Function: The content of the $Y$-register is transferred to the accumulator.

$$
A \leftarrow Y
$$

Instruction:

| Addressing | Mnemonic | Machine Code | Number of <br> Bytes | Number of <br> Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMPLID | -TYA | 98 | 1 | 2 |

Flags:

| Status Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | $\mathbf{V}$ | $\mathbf{T}$ | $\mathbf{B}$ | D | I | $\mathbf{Z}$ | $\mathbf{C}$ |  |
| $\mathbf{N}$ | - | 0 | - | - | - | $\mathbf{Z}$ | - |  |

