

TABLE OF CONTENTS

1.	DESC	CRIPTION	S8-1
2.	HuCe	280 INSTRUCTION SET	
	2.1 [Definition of Symbols and Terms Used throughout this Manual	
	2.2 (Classification of HuC6280 Instructions	
	2.3 H	luC6280 Instructions Listed in Alphabetical Order	S8-7
3.	ADDI	RESSING MODES AND INSTRUCTION FORMATS	S8-10
	3.1	Implied	S8-10
	3.2	Immediate	S8-11
	3.3	Zero Page	
	3.4	Zero Page X-Register Indexed	
	3.5	Zero Page Y-Register indexed	
	3.6	Zero Page Relative	
	3.7	Zero Page Indirect	
	3.8	Zero Page Indexed Indirect	
	3.9	Zero Page Indirect Indexed	
	3.10	Absolute	
	3.11	Absolute X-Register Indexed	
	3.12	Absolute Y-Register Indexed	
	3.13	Absolute Indirect	
	3.14	Absolute Indexed Indirect	
	3.15	Relative	
	3.16	Immediate Zero Page	
	3.17	Immediate Zero Page Indexed	
	3.18	Immediate Absolute	
	3.19	Immediate Absolute Indexed	
	3.20	Accumulator	S8-15
4.	DESC	RIPTION OF INSTRUCTIONS	

1. DESCRIPTION

The HuC6280 software provides a set of instructions by which the HuC6280 hardware works. This manual describes the HuC6280 instruction set using the HuC6280 assembly language, addressing modes and instruction formats, and details of the individual instructions.

2. HuC6280 INSTRUCTION SET

The HuC6280 provides a total of 89 basic instructions available to the user. To save memory and to fasten operation, they are optimized for programming, and they are classified into seven categories:

- ALU instructions
- Flag instructions
- Data transfer instructions
- Branch instructions
- Subroutine instructions
- Test instructions
- Control instructions

Tables 2-2-1 through 2-2-3 list all the HuC6280 instructions and the functions assigned to them, arranged under the above classification. Each of the HuC6280 instructions uses the notation and mnemonic shown in the tables when used.

Tables 2-3-1 through 2-3-3 contain the HuC6280 instructions arranged in alphabetical order.

2.1 Definition of Symbols and Terms Used throughout this Manual

• Addressing Mode: The term "addressing mode" means how the CPU gets the address of operand. Addressing modes are described in the notation specified in Table 2-1-1.

Addressing mode	Notation	Addressing mode	Notation
Implied	IMPLID	Absolute X-register indexed	ABS, X
Immediate	IMM	Absolute Y-register indexed	ABS, Y
Zero page	ZP	Absolute indirect	(ABS)
Zero page X-register indexed	ZP, X	Absolute indexed indirect	(ABS, X)
Zero page Y-register indexed	ZP, Y	Relative	REL
Zero page relative	ZP, REL	Immediate zero page	IMM ZP
Zero page indirect	(IND)	Immediate zero page indexed	IMM ZP, X
Zero page indexed indirect	(IND, X)	Immediate absolute	IMM ABS
Zero page indirect indexed	(IND), Y	Immediate absolute indexed	IMM ABS, X
Absolute	ABS	Accumulator	ACC

 Table 2-1-1
 Addressing Modes

 Mnemonic: The term "mnemonic" means a symbolic representation for each instruction written in an assembly language. For the HuC6280 instructions, the symbol specified in Table 2-1-2 is used to describe each.

Symbol	Description	Symbol	Description					
А	Accumulator	hh	High-order byte (hex) of address on					
x	X-register		memory					
Y	Y-register	П	Low-order byte (hex) of address on					
м	Memory		memory					
Ms	Memory (stack)	ZZ	Low-order byte (hex) of address on					
Mi	Any specified bit of memory		zero page					
M6	Bit 6 of memory	\land	AND					
M ₇	Bit 7 of memory	\vee	OR					
M(X)	Zero page memory specified by X-	\forall	Exclusive-OR					
	register	+	Add					
IMM	Immediate data	-	Subtract					
MPR	Mapping register	#	Indicates immediate data.*					
MPRi	Specified mapping register	nn	8 bits of data					
N	Negative flag	i	Bit data or mapping register number					
v	Overflow flag		Tab or space					
Т	Memory operation flag	rr	Offset (hex) of relative branch					
В	Break command		instruction					
D	Decimal flag	SH	High-order byte of source address					
1	Interrupt disable	SL	Low-order byte of source address					
Z	Zero flag	DH	High-order byte of destination					
С	Carry flag		address					
Ē	Carry not, borrow	DL	Low-order byte of destination address					
PC	Program counter	LH	High-order byte of length					
РСН	High-order byte of program counter	LL	Low-order byte of length					
PCL	Low-order byte of program counter	Μοσ	Memory specified by DH and DL					
S	Stack pointer	Mss	Memory specified by SH and SL					
Р	Status register	x	Number of block transfer bytes					

Table 2-1-2 Mnemonic

*) Used with mnemonic and machine code.

• Flag: A flag indicates how the status register changes after an instruction is executed. The symbols for flags are shown in Table 2-1-3.

Symbol	Description	Symbol	Description
N, V, Z or C	Indicates that each flag		The flag remains unchanged.
	changes as a result of instruc-	M ₇	Bit 7 of memory is set.
	tion execution.	M6	Bit 6 of memory is set.
1	The flag is set.	(RESTORED)	The data in the stack is loaded
0	The flag is reset.		to the status register.

Table 2-1-3 Flags

*) N: Negative flag, V: Overflow flag, Z: Zero flag, C: Carry flag

2.2 Classification of HuC6280 Instructions

Category	Mnemonic	Function
ALU	ADC	Add with Carry
instruc-	AND	AND
tions	ASL	Shift Left
	CLA	Clear A
	CLX	Clear X
	CLY	Clear Y
	СМР	Compare A with M
	СРХ	Compare X with M
	CPY	Compare Y with M
	DEC	Decrement
	DEX	Decrement X
	DEY	Decrement Y
	EOR	Exclusive-OR
	INC	Increment
	INX	Increment X
	INY	Increment Y
	LSR	Shift Right
	ORA	OR
	ROL	Rotate Left
	ROR	Rotate Right
	SBC	Subtract with Carry
Flag	CLC	Clear C
instruct-	CLD	Clear D
ions	CLI	Clear I
	CLV	Clear O
	SEC	Set C
	SED	Set D
	SEI	Set I
	SET	Set T
Data	LDA	Load A
transfer	LDX	Load X
instruct-	LDY	Load Y
ions	SAX	Swap A for X
	SAY	Swap A for Y
	ST0	Store HuC6270 No. 1
	ST1	Store HuC6270 No. 2
	ST2	Store HuC6270 No. 3
	STA	Store A
	STX	Store X
	STY	Store Y
	STZ	Store Zero

 Table 2-2-1
 Mnemonic for Instructions and their Functions (1)

Category	Mnemonic	Function
Data	SXY	Swap X for Y
transfer	TAI	Transfer Block Data
instruc-	TAMi	Transfer A to MPR
tions	TAX	Transfer A to X
	TAY	Transfer A to Y
	TDD	Transfer Block Data
	TIA	Transfer Block Data
	TII	Transfer Block Data
	TIN	Transfer Block Data
	TMAi	Transfer MPR to A
	TSX	Transfer S to X
	TXA	Transfer X to A
	TXS	Transfer X to S
	TYA	Transfer Y to A
Branch	BBRi	Branch on Bit Reset
instruct-	BBSi	Branch on Bit Set
ions	BCC	Branch on Carry Clear
	BCS	Branch on Carry Set
	BEQ	Branch on Equal
	BMI	Branch on Minus
	BNE	Branch on Not Equal
	BPL	Branch on Plus
	BRA	Branch Always
	BVC	Branch on V Clear
	BVS	Branch on V Set
	JMP	Jump to New Location
Sub-	BSR	Branch Subroutine
routine	JSR	Jump to Subroutine
instruct-	PHA	Push A
ions	PHP	Push P
	РНХ	Push X
	PHY	Push Y
	PLA	Pull A
	PLP	Pull P
	PLX	Pull X
	PLY	Pull Y
	RTI	Return from Interrupt
	RTS	Return from Subroutine

Table 2-2-2 Mnemonic for Instructions and their Functions (2)

Category	Mnemonic	Function
Test	BIT	Bit Test
instruct-	TRB	Test and Reset Bit
ions	TSB	Test and Set Bit
	TST	Test Memory
Control	BRK	Break
instruct-	NOP	No operation
ions	RMBi	Reset Memory Bit
	SMBi	Set Memory Bit

Table 2-2-3 Mnemonic for Instructions and their Functions (3)

2.3 HuC6280 Instructions Listed in Alphabetical Order

Maamonio	Eurotion	Flag		Reference nage						
wittemotific		N	V	Т	В	D	1	Ζ	С	
ADC	A \leftarrow A+M+C (when T=O)	N	v	0	-	-		z	с	S8-17
	$M(x) \leftarrow M(x) + M + C \text{ (when } T = 1)$									
AND	A ←A∧M (when T=0)	N	-	0	-	_		z	-	S8-18
	M(x)←M(X)∧M (when T=1)									5
ASL	C← 7 0 ←0	N	-	0	-		-	z	с	S8-19
BBRi	Branch on $Mi = 0$	-	-	0	-		—		_	S8-20
BBSi	Branch on Mi = 1	-	-	0	-				_	S8-21
всс	Branch on $C = 0$	-		0	-	—	—	-	-	S8-22
BCS	Branch on $C = 1$	-	_	0	-	-	—	-	—	S8-23
BEQ	Branch on $Z = 1$	-	-	0	-					S8-24
віт	AAM	M7	M6	0	-	-	-	z		S8-25
вмі	Branch on $N = 1$	-	-	0	-	-	—	-	–	S8-26
BNE	Branch on $Z = 0$	-	-	0	-			—	-	S8-27
BPL	Branch on $N = 0$	_	-	0		-	-		-	S8-28
BRA	Branch Always	-	-	0	-		—	-	-	S8-29
BRk	Break	-	-	0	1	0	1	—	_	S8-30
BSR	Branch Subroutine	-	-	0		_		-	-	S8-31
BVC	Branch on $V = 0$	-	-	0	-	-		_	-	S8-32
BVS	Branch on $V = 1$			0	-	-	_	-	-	S8-33
CLA	A ← 00 ₁₆	-	-	0	-		_	—		S8-34
CLC	C ← 0	-		0		_	_		0	S8-35
CLD	D ← 0	-	-	0	-	0	—			S8-36
CLI	1 ← 0	_	-	0		-	0	—	-	S8-37
CLV	V ← 0	-	0	0	-	-	-	-	-	S8-38
CLX	X ← 00 ₁₆	-	-	0	-				-	S8-39
CLY	Y ← 00 ₁₆	-	-	0	-	-	—	—	-	S8-40
СМР	A-M	N		0	-		_	z	С	S8-41
СРХ	X-M	N	-	0	-	-	_	z	С	S8-42
CPY	Y-M	N	-	0	-	-		Z	С	S8-43
DEC	M ← M-1 or A ← A-1	Ν	-	0	-			z	-	S8-44
DEX	X ← X-1	N		0	-	-	-	z		S8-45
DEY	Y ← Y-1	N	_	0	-	—	—	Z		S8-46

Table 2-3-1

Mnomonic	Eunction				Fl	ag				Reference nage
winemonic	Tunction	N	V	Т	В	D		Ζ	С	
EOR	A ← A ∀ M	N	-	0	-	-	_	z	-	S8-47
INC	M ← M+1 or A ← A+1	N		0	-		-	Z	-	S8-58
INX	X ← X+1	N	-	0	_	-	_	z	-	S8-59
INY	Y ← Y+1	N	_	0	_	-	_	z		S8-50
JMP	Jump to New Location	-		0	-			-	-	S8-51
JSR	Jump to Subroutine	-		0	-	_	—	_	-	S8-52
LDA	A ← M	N		0				z	-	S8-53
LDX	X ← M	N		0	-		—	z	-	S8-54
LDY	Y ← M	N	-	0	-	-		z	-	S8-55
LSR	$0 \rightarrow \boxed{7} \qquad 0 \rightarrow C$	0		0	_	_	-	z	С	S8-56
NOP	No Operation		-	0		-			-	S8-57
ORA	A ← A∨M	N	_	0			—	z	_	S8-68
РНА	Ms ← A, S ← S-1		-	0	-			—		S8-69
РНР	Ms ← P, S ← S-1		-	0					_	S8-60
РНХ	Ms ← X, S ← S-1			0	-			-		S8-61
PHY	Ms ← Y, S ← S-1	-		0	_	—	—		_	S8-62
PLA	S ← S+1, A ← Ms	N	_	0			—	Z		S8-63
PLP	S ← S+1, P ← Ms		I	(RI	EST	ORE	D)			S8-64
PLX	S ← S+1, X ← Ms	N	-	0				Z	_	S8-65
PLY	S ← S+1, Y ← Ms	N	-	0	-	-		Z	-	S8-66
RMBi	Mi ← 0	-	_	0		_	—			S8-67
ROL		N	-	0	-	_		Z	С	S8-78
ROR	\rightarrow 7 0 \rightarrow C	N	_	0	-		_	z	с	S8-79
RTI	Return from Interrupt (RESTORED)				\$8-7 ⁰					
RTS	Return from Subroutine			0		_	-		-	S8-71
SAX	$A \longleftrightarrow X$	·		0			_		-	S8-72
SAY	$A \longleftrightarrow Y$	_		0			—			S8-73
SBC	$A \leftarrow A-M-\overline{C}$	N	v	0		—	—	z	с	S8-74
SEC	C ← 1	_	-	0	-	—	-		1	S8-75
SED	D ← 1	-		0		1	_		-	S8-76
SEI	← 1	-	-	0	-	-	1			S8-77
SET	T ← 1	-	-	1	-	_	–	_	_	S8-88
SMBi	Mi ← 1			ο	-			—	-	S8-89

Table 2-3-2

Maemonic	Anemonic Function Flag Reference		Reference nage							
wittentonic		N	V	Т	В	D	1	Z	C	
STO	HuC6270: (A1, A0)=(0,0) ← IM	-	-	0	-	_	_	_	_	S8-80
ST1	HuC6270: (A1, A0)=(1,0) ← IM	-	-	0	-		-	-	-	S8-81
ST2	HuC6270: (A1, A0)=(1,1) ← IM	-	-	0	-	-	-	_	-	S8-82
STA	M ← A	-	-	0	-	-	-	-	_	S8-83
STX	M ← X	-	—	0		-	-	-	-	S8-84
STY	M ← Y			0	-	-		-	-	S8-85
STZ	M ← 00 ₁₆	-	-	0	-	-	_			S8-86
SXY	$X \leftrightarrow Y$	-	_	0	-	-	-	-	-	S8-87
ΤΑΙ	Transfer Block Data (INC ← ALT)			0	-	-	_	-	_	S8-90
ТАМі	MPRi ← A	-	-	0	-	-	—		-	S8-88
ΤΑΧ	X ← A	N	-	0		-	-	Z	-	S8-89
TAY	Y ← A	N	-	0	-	-	-	Z	-	S8-92
TDD	Transfer Block Data (DEC ← DEC)	-	-	0	-	-		-	_	\$8-93
TIA	Transfer Block Data (ALT ← INC)	-	-	0	-	-	_	—	-	S8-94
ТІІ	Transfer Block Data (INC ← INC)	-	-	0	-	_	-	-	-	S8-95
TIN	Transfer Block Data (FIX ← INC)	-	-	0	-	-	-	_	-	S8-97
TMAi	A ← MPRi		_	0	_		-		-	S8-99
TRB	$M \leftarrow \overline{A} \land M$	M7	М _б	0	-	-		Z	-	S8-101
TSB	$M \leftarrow A \lor M$	M7	M6	0		-	-	z	-	S8-103
TST	MAIM	M7	M₅	0	-	-	_	Z	-	S8-104
TSX	X ← S	N		0	-	-		z	-	S8-105
TXA	A ← X	N	-	0	-	-	_	Z		S8-106
TXS	S ← X	-	-	0	-	-	-	-		S8-107
TYA	A ← Y	N	-	0	-		-	Z	-	S8-108

Table 2-3-3

3. ADDRESSING MODES AND INSTRUCTION FORMATS

The HuC6280 provides twenty addressing modes available to the user. The addressing modes and instruction formats are described in this section.

3.1 Implied

Three types (Nos. 1-3) of implied addressing mode are available.

No.1 Standard format

РС	OP code

No. 2 Special format

PC	OP code
PC+1	Mapping register number

Description

- Abbreviation for the mode: IMPLID
- 1-byte instruction
- The OP code specifies the source and destination.

Description

- Abbreviation for the mode: IMPLID
- Applicable to TAMi and TMAi instructions only.
- 2-byte instruction
- The second byte specifies the mapping register number.

Mapping register number Second byte

MPRO	O 1 16
MPR1	0216
MPR2	0416
MPR3	0816
MPR4	1016
MPR5	2016
MPR6	4016
MPR7	8016

No. 3 Special format

PC	OP code
PC+1	Low-order byte of source address
PC+2	High-order byte of source address
PC+3	Low-order byte of destination address
PC+4	High-order byte of destination address
PC+5	Low-order byte of length
PC+6	High-order byte of length

- Abbreviation for the mode: IMPLID
- Applicable to the following block transfer instructions only:

TAI
TDD
TIA
TII
TIN

- 7-byte instruction
- The second and third bytes specify the source address. The fourth and fifth bytes specify the destination address. The sixth and seventh bytes specify the length or the number of bytes to be trasnferred.

3.2 Immediate

Format

PC	OP code
PC+1	Immediate data

3.3 Zero Page

<u>Form</u>at

РС	OP code
PC+1	Low-order byte of zero-page address

3.4 Zero Page X-Register Indexed

Format

PC	OP code
PC+1	Low-order byte of zero-page address

3.5 Zero Page Y-Register Indexed

Format

РС	OP code	
PC+1	Low-order byte of zero-page address	

Description

- Abbreviation for the mode: IMM
- 2-byte instruction
- The second byte contains the immediate data as the operand.

Description

- Abbreviation for the mode: ZP
- 2-byte instruction
- The second byte equals the low-order byte of a zero-page address. Its high-order byte always contains the logical address 20₁₆.

Description

- Abbreviations for the mode: ZP, X
- 2-byte instruction
- The X-register is added to the second byte to generate the low-order byte of a zeropage address. Its high-order byte always contains the logical address 20₁₆.

- Abbreviation for the mode: ZP, Y
- 2-byte instruction
- The Y-register is added to the second byte to generate the low-order byte of a zeropage address. Its high-order byte always contains the logical address 20₁₆.

3.6 Zero Page Relative

Format

PC	OP code
PC+1	Low-order byte of zero-page address
PC+2	Offset to destination address

Description

- Abbreviation for the mode: ZP, REL
- 3-byte instruction
- Applicable to BBSi and BBRi (i=0-7) instructions only.
- The second byte equals the low-order byte of a zero-page address. Its high-order byte contains the logical address 20₁₆.
- The third byte contains an offset to the destination address.

Offset to destination address = Destination address - (PC+3)

3.7 Zero Page Indirect

Format

PC	OP code
PC+1	Low-order byte of zero-page address

3.8 Zero Page Indexed Indirect

Format



3.9 Zero Page Indirect Indexed

Format

PC	OP code
PC+1	Low-order byte of zero-page address

Description

- Abbreviation for the mode: (IND)
- 2-byte instruction
- The memory address is contained in the zero page in such an order that the loworder byte precedes the high-order byte. The second byte of the instruction generates the address of the low-order byte in the zero page.

Description

- Abbreviation for the mode: (IND, X)
- 2-byte instruction
- The memory address is contained in the zero page in such an order that the loworder byte precedes the high-order byte. The second byte of the instruction generates the address of the low-order byte specified in the zero page (X-register indexed).

- Abbreviation for the mode: (IND), Y
- 2-byte instruction
- The zero page contains 16-bit data in such an order that the low-order byte precedes the high-order byte. The Y register is added to the 16-bit data to generate a memory address. The second byte of the instruction generates the address of the low-order byte in the zero page.

3.10 Absolute

Format

PC	OP code
PC+1	Low-order byte of memory address
PC+2	High-order byte of memory address

3.11 Absolute X-Register Indexed

Format

PC	OP code
PC+1	Low-order byte of memory address
PC+2	High-order byte of memory address

3.12 Absolute Y-Register Indexed

Format

PC	OP code		
PC+1	Low-order byte of memory address		
PC+2	High-order byte of memory address		

3.13 Absolute Indirect

Format

РС	OP code
PC+1	Low-order byte of memory address
PC+2	High-order byte of memory address

Description

- Abbreviation for the mode: ABS
- 3-byte instruction

• The second and third bytes specify the memory address.

Description

- Abbreviation for the mode: ABS, X
- 3-byte instruction
- The X-register is added to the address specified by the second and third bytes to generate an address.

Description

- Abbreviation for the mode: ABS, Y
- 3-byte instruction
- The Y-register is added to the address specified by the second and third bytes to generate an address.

- Abbreviation for the mode: (ABS)
- 3-byte instruction
- The memory address is contained in the memory in such an order that the loworder byte precedes the high-order byte. The address of the low-order byte is specified in the absolute mode.

3.14 Absolute Indexed Indirect

<u>Format</u>

РС	OP code			
PC+1	Low-order byte of memory address			
PC+2	High-order byte of memory address			

3.15 Relative

<u>Format</u>



3.16 Immediate Zero Page

Format

PC	OP code
PC+1	Immediate data
PC+2	Low-order byte of zero-page address

3.17 Immediate Zero Page Indexed

Format

РС	OP code				
PC+1	Immediate data				
PC+2	Low-order byte of zero-page address				

Description

- Abbreviation for the mode: (ABS, X)
- 3-byte instruction
- The memory address is contained in the memory in such an order that the loworder byte precedes the high-order byte. The X-register is added to the 16 bits of data generated by the second and third bytes of the instruction to specify the address of the above low-order byte.

Description

- Abbreviation for the mode: REL
- 2-byte instruction
- Applicable to relative branch instructions
- Offset to destination address
 - = Destination address-(PC+2)

Description

- Abbreviation for the mode: IMM ZP
- 3-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the zero-page data in order to change the status register.

- Abbreviation for the mode: IMM ZP, X
- 3-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the zero-page data indexed by the X-register in order to change the status register.

3.18 Immediate Absolute

<u>Format</u>

PC	OP code
PC+1	Immediate data
PC+2	Low-order byte of memory address
PC+3	High-order byte of memory address

3.19 Immediate Absolute Indexed

Format

PC	OP code
PC+1	Immediate data
PC+2	Low-order byte of memory address
PC+3	High-order byte of memory address

3.20 Accumulator

Format

РС

OP code

Description

- Abbreviation for the mode: IMM ABS
- 4-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the memory data in order to change the status register.

Description

- Abbreviation for the mode: IMM ABS, X
- 4-byte instruction
- Applicable to the TST instruction only.
- The immediate data is ANDed with the memory data indexed by the X-register in order to change the status register.

- Abbreviation for the mode: ACC
- 1-byte instruction.

4. DESCRIPTION OF INSTRUCTIONS

This section describes what function each of the 89 HuC6280 instructions provides, how it is described in the assembly language, and what effect it has on the status register.

The format of and the meaning of each header for the information given for each description are as follows:

Function:		 This part describes the function of each instruction. The description consists of two parts: Detailed function description Brief function description
Instruction:]	This part describes the applicable addressing modes, mnemonic, machine code, byte count, and cycle count of the instruction.
	• Addressing mode:	The addressing modes applicable to the instruction are given, using the abbreviations listed in Table 2-1-1.
	Mnemonic:	How to describes the instruction in the assemble language is indicated. The symbols used in the description are listed in Table 2-1-2.
	Machine code:	The hexadecimal machine code for the instruction is given. It has an OP code at its beginning, followed by operands if necessary.
	Bytes:	The number of bytes the instruction has is given.
	• Cycles:	The number of cycles the instruction requires for its execution is given. One cycle consists of one bus cycle (read, write, or dummy cycle).
Flags:		This part indicates how the status register changes as a
1 1095.		result of instruction execution. Symbols listed in Table
		2-1-3 are used in this description.

Function: The ADC instruction operates in either of two different ways depending on T flag.

- i) When T=1 (a SET instruction was executed immediately before the ADC): M(x), M, and C are added and the result is stored in M(x). The number of cycles given in the table below is increased by 3. M(x) ← M+M(x)+C
- ii) When T=0 (a SET instruction was not executed immediately before the ADC):
 A, M, and C are added and the result is stored in A.
 A ← A+M+C

The ADC instruction also operates in either of two different ways depending on the D flag.

i) When D=1

A decimal add operation is performed. The number of cycles given in the table below is increased by 1. V is unaffected.

ii) When D=0A binary add operation is performed.

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	_ ADC _ #nn	69, nn	2	2
ZP	ADCZZ	65, ZZ	2	4
ZP, X	ADCZZ, X	75, ZZ	2	4
(IND)	ADC (ZZ)	72, ZZ	2	7
(IND, X)	ADC(ZZ, X)	61, ZZ	2	7
(IND), Y	ADC(ZZ), Y	71, ZZ	2	7
ABS	_ADC _hhll	6D, ll, hh	3	5
ABS, X	_ ADC _ hhll, X	7D, ll, hh	3	5
ABS, Y	ADChhll, Y	79, ll, hh	3	5

Instruction:

Status Register							
N	N V T B D I Z C						
N	V	0	—	—		Z	С

Function: The AND instruction operates in either of two different ways depending on the T flag.

- i) When T=1 (a SET instruction was executed immediately before the AND)
 M(x) is ANDed with M and the result is stored in M(x). The number of cycles given in the table below is increased by 3.
 M(x) ← M(x) ∧ M
- ii) When T=0 (a SET instruction was not executed immediately before the AND)
 A is ANDed with M and the result is stored in A.
 A ← A ∧ M

Instruction:

Addressing Mnemonic		Machine Code	Number of Bytes	Number of Cycles
IMM	AND#nn	29, nn	2	2
ZP	AND ZZ	25, ZZ	2	4
ZP, X	ANDZZ, X	35, ZZ	2	4
(IND)	AND (ZZ)	32, ZZ	2	7
(IND, X)	AND(ZZ, X)	21, ZZ	2	7
(IND), Y	AND(ZZ), Y	31, ZZ	2	7
ABS	ANDhhll	2D, II, hh	3	5
ABS, X	ANDhhll, X	3D, II, hh	3	5
ABS, Y	ANDhhll, Y	39, II, hh	3	5

Status Register							
N	N V T B D I Z C						
N - O Z -							

Function: The content of memory or the accumulator is shifted left by one bit. 0 is set in M0 or A0, and M7 or A7 in C.



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	ASLZZ	06, ZZ	2	6
ZP, X	ASLZZ, X	16, ZZ	2	6
ABS	ASLhhll	OE, II, hh	3	7
ABS, X	ASLhhll, X	1E, II, hh	3	7
ACC	ASLA	OA	1	2

Status Register							
N V T B D I Z C							С
N - 0 Z C							

Function: If the specified zero-page bit is "O", the CPU branches to the specified relative address. The number of cycles given in the table below is increases by 2. If the specified zero-page bit is "1", the program counter is increased by 3 and the BBRi instruction has no effect.

$$PC \leftarrow PC+3+rr \qquad \text{if } Mi=0$$
$$PC \leftarrow PC+3 \qquad \text{if } Mi=1$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP, REL	BBRiZZ, hhll	10i+F, ZZ, rr	3	6

NOTE: rr = hhll - (PC+3)- 128 $\leq rr \leq 127$

Status Register							
N V T B D I Z C							
0							

Function: If the specified zero-page bit is "1", the CPU branches to the specified relative address. The number of cycles given in the table below is increases by 2. If the specified zero-page bit is "0", the program counter is increased by 3 and the BBSi instruction has no effect.

$$PC \leftarrow PC+3+rr \quad \text{if } Mi=1$$
$$PC \leftarrow PC+3 \qquad \text{if } Mi=0$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP, REL	BBSiZZ, hhll	10i+8F, ZZ, rr	3	6

NOTE: rr = hhll - (PC+3)- 128 $\leq rr \leq 127$

Status Register						
N V T B D I Z C						
0						

Function: If the C flag is "0", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the C flag is "1", the program counter is increased by 2 and the BBRi instruction has no effect.

$$\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{if } \mathsf{C} = 0 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{if } \mathsf{C} = 1 \end{array}$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	」BBC」 hhll	90, rr	2	2

NOTE: rr = hhll - (PC + 2)- 128 $\leq rr \leq 127$

Status Register							
N	N V T B D I Z C						
0							

Function: If the C flag is "1", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the C flag is "0", the program counter is increased by 2 and the BCS instruction has no effect.

 $\begin{array}{ll} PC \leftarrow PC + 2 + rr & \text{if } C = 1 \\ PC \leftarrow PC + 2 & \text{if } C = 0 \end{array}$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BCS hhll	BO, rr	2	2

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

Status Register								
N	N V T B D I Z C							
-	0							

Function: If the Z flag is "1", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the Z flag is "0", the program counter is increased by 2 and the BCS instruction has no effect.

$$\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{if } Z = 1 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{if } Z = 0 \end{array}$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BEQ hhll	FO, rr	2	2

NOTE: rr = hhII - (PC + 2)- 128 $\leq rr \leq 127$

	Status Register						
N	N V T B D I Z C						
	0						

Function: An AND operation is performed between the accumulator and memory. The result is not stored. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag. $A \land M$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	BIT#nn	89, nn	2	2
ZP	BITZZ	24, ZZ	2	4
ZP, X	BITZZ, X	34, ZZ	2	4
ABS	BIThhll	2C, II, hh	3	5
ABS, X	느 BIT느 hhll, X	3C, II, hh	3	5

	Status Register						
N	N V T B D I Z C						
M7	M ₇ M ₆ O Z -						

Function: If the N flag is "1", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the N flag is "0", the program counter is increased by 2 and the BCS instruction has no effect.

 $\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{ if } \mathsf{N} = 1 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{ if } \mathsf{N} = 0 \end{array}$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BMI hhll	30, rr	2	2

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

	Status Register							
N	N V T B D I Z C							
-	0							

Function: If the Z flag is "0", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the Z flag is "1", the program counter is increased by 2 and the BNE instruction has no effect.

$$\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{if } \mathsf{Z} = 0 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{if } \mathsf{Z} = 1 \end{array}$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BNE hhll	D0, rr	2	2

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

Status Register								
N	N V T B D I Z C							
	0							

Function: If the N flag is "0", the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the N flag is "1", the program counter is increased by 2 and the BPL instruction has no effect.

$$\begin{array}{ll} PC \leftarrow PC + 2 + rr & \mbox{if } N = 1 \\ PC \leftarrow PC + 2 & \mbox{if } N = 0 \end{array}$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BPLhhll	10, rr	2	2

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

	Status Register						
N	N V T B D I Z C						
_	0						

Function: The CPU branches to the specified relative address.

 $PC \leftarrow PC + 2 + rr$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
REL	BRA hhll	80, rr	2	4

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

	Status Register							
N	N V T B D I Z C							
	0							

Function: The program counter and the content of the status register are pushed into the stack. In this case, PCH is first pushed in, followed by PCL and P. Then the instruction reads the low-order byte at logical address FFF6(hex) and the high-order byte at logical address FFF7(hex), and the CPU branches to the interrupt handling subroutine. The B flag in the status register which is pushed into the stack is set to "1". The value of the program counter which is pushed into the stack is the address of (BRK +2). PC \leftarrow PC+2 Ms \leftarrow PCH , S \leftarrow S - 1

$$MS \leftarrow PCH , S \leftarrow S - 1$$

$$Ms \leftarrow PCL , S \leftarrow S - 1$$

$$Ms \leftarrow P , S \leftarrow S - 1$$

$$PCL \leftarrow (FFF6_{16})$$

$$PCH \leftarrow (FFF7_{16})$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	BRK	00	1	8

Status Register							
N	V	Т	В	D	I	Z	С
	-	0	1	0	1		-

Function: The program counter is pushed into the stack. In this case, PCH precedes PCL. The value of the program counter which is pushed into the stack is the address of the last byte of the BSR instruction.

 $\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 1 \\ \mathsf{Ms} \leftarrow \mathsf{PCH} &, \mathsf{S} \leftarrow \mathsf{S} - 1 \\ \mathsf{Ms} \leftarrow \mathsf{PCL} &, \mathsf{S} \leftarrow \mathsf{S} - 1 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} \end{array}$

Instruction:

Addressing Mnemonic		Machine Code	Number of Bytes	Number of Cycles
REL	BSRhhll	44, rr	2	8

NOTE: rr = hII - (PC+2)- 128 $\leq rr \leq 127$

Status Register							
N	V	Т	В	D	I	Z	С
		0	-	-	-		-

Function: If the V flag is "0" the CPU branches to the specified relative address. The number of cycles given in the table below is increased by 2. If the V flag is "1", the program counter is increased by 2 and the BVC instruction has no effect.

$$\begin{array}{lll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{if } \mathsf{V} = \mathbf{0} \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{if } \mathsf{V} = \mathbf{1} \end{array}$$

Instruction:

Addressing	Addressing Mnemonic		Number of Bytes	Number of Cycles	
REL	BVC hhll	50, rr	2	2	

NOTE: rr = hII - (PC + 2)- 128 $\leq rr \leq 127$

Status Register							
N V T B D I Z C						С	
-	_	0		-	-	-	-

Function: If the V flag is "1", the CPU branches to the specified relative address. The number of cycles given in the tabel below is increased by 2. If the V flag is "0", the program counter is increased by 2 and the BVS instruction has no effect.

 $\begin{array}{ll} \mathsf{PC} \leftarrow \mathsf{PC} + 2 + \mathsf{rr} & \text{if } \mathsf{V} = 1 \\ \mathsf{PC} \leftarrow \mathsf{PC} + 2 & \text{if } \mathsf{V} = 0 \end{array}$

Instruction:

Addressing Mnemonic		Machine Code	Number of Bytes	Number of Cycles
REL	BVS hhll	70, rr	2	2

NOTE: rr = hhll - (PC+2)- 128 $\leq rr \leq 127$

Status Register							
N	V	Т	В	D	I	Z	С
	-	0	—	_	—	-	-

Function: The accumulator is cleared.

A ← 00₁₆

Instruction:

Addressing Mnemonic		Machine Code	Number of Bytes	Number of Cycles	
IMPLID	CLA	62	1	2	

Status Register							
N V T B D I Z C						С	
-		0		-		-	-
Function: The carry flag is cleared.

C ← 0

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID		18	1	2

	Status Register								
N	N V T B D I Z C								
-	0 0								

Function: The decimal flag is cleared.

D ← 0

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	L CLD	D8	1	2

Status Register								
N	N V T B D I Z C							
-	0 - 0							

Function: The interrupt disable is cleared.

| ← 0

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	L CLI	58	1	2

Status Register								
N	N V T B D I Z C							
_	—	0		-	0			

Function: The overflow flag is cleared.

V ← 0

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID		B8	1	2

Status Register									
N V T B D I Z C									
-	- 0 0								

Function: The X-register is cleared. $X \leftarrow 00_{16}$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	CLX	82	1	2

	Status Register								
N	N V T B D I Z C								
—	0								

Function: The Y-register is cleared.

Y ← 00₁₆

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	CLY	C2	1	2

	Status Register							
N	N V T B D I Z C							
-	-	0	-		-			

Function: Memory is subtracted from the accumulator. The result is not stored.

A - M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	CMP#nn	C9, nn	2	2
ZP	CMPZZ	C5, ZZ	2	4
ZP, X	CMPZZ, X	D5, ZZ	2	4
(IND)	CMP (ZZ)	D2, ZZ	2	7
(IND, X)	CMP(ZZ, X)	C1, ZZ	2	7
(IND), Y	CMP (ZZ), Y	D1, ZZ	2	7
ABS	CMPhhll	CD, II, hh	3	5
ABS, X	CMPhhll, X	DD, II, hh	3	5
ABS, Y	_CMP_hhll, Y	D9, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z C								

Function: Memory is subtracted from the X-register. The result is not stored.

х – м

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	CPX#nn	EO, nn	2	2
ZP	CPXZZ	E4, ZZ	2	4
ABS	CPXhhll	EC, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z C								

Function: Memory is subtracted from the Y-register. The result is not stored.

Y - M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	CPY#nn	C0, nn	2	2
ZP	CPYZZ	C4, ZZ	2	4
ABS	ுCPYhhll	CC, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z C								

Function: The content of memory or the accumulator is decremented by 1.

 $M \leftarrow M - 1$ or $A \leftarrow A - 1$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	ு DEC ZZ	C6, ZZ	2	6
ZP, X	DECZZ, X	D6, ZZ	2	6
ABS	DEC hhll	CE, II, hh	3	7
ABS, X	DEChhll, X	DE, II, hh	3	7
ACC	DECA	3A	1	2

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The content of the Y-register is decremented by 1.

Y ← X − 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	DEX	CA	1	2

	Status Register								
N	N V T B D I Z C								
N		0	-	—		Z	-		

Function: The content of the Y-register is decremented by 1.

Y ← Y − 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	_ DEY	88	1	2

	Status Register							
N	N V T B D I Z C							
N	N - 0 Z -							

Function: The EOR instruction operates in either of two different ways depending on the T flag.

- i) When T = 1 (a SET instruction was executed immediately before the EOR)
 M(x) is exclusive-ORed with M and the result is stored in M(x). The number of cycles given in the table below is increased by 3.
 M(x) ← M(x) ∀ M
- ii) When T=0 (a SET instruction was not executed immediately before the EOR)
 A is exclusive-ORed with M and the result is stored in A.
 A ← A∀M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	EOR #nn	49, nn	2	2
ZP	L EOR ZZ	45, ZZ	2	4
ZP, X	_EOR_ZZ, X	55, ZZ	2	4
(IND)	EOR (ZZ)	52, ZZ	2	7
(IND, X)	EOR(ZZ, X)	41, ZZ	2	7
(IND), Y	EOR(ZZ), Y	51, ZZ	2	7
ABS	EOR hhll	4D, II, hh	3	5
ABS, X	ANDhhll, X	5D, II, hh	3	5
ABS, Y	ு EORட hhll, Y	59, II, hh	3	5

Status Register								
N V T B D I Z C								
N	N - 0 Z -							

Function: The content of memory or the accumulator is incremented by 1.

 $M \leftarrow X + 1$ or $A \leftarrow A + 1$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	_ INC_ ZZ	E6, ZZ	2	6
ZP, X	_INC_ZZ, X	F6, ZZ	2	6
ABS	_INChhll	EE, II, hh	3	7
ABS, X	INChhll, X	FE, II, hh	3	7
ACC		1A	1	2

	Status Register							
N V T B D I Z C								
N	N - 0 Z -							

Function: The content of the X-register is incremented by 1.

X ← X + 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	_ INX	E8	1	2

Status Register							
N V T B D I Z C							
N	-	0				Z	

Function: The content of the Y-register is incremented by 1.

Y ← Y + 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID		C8	1	2

Status Register								
N	N V T B D I Z C							
N	-	0	—		—	Z	-	

Function: The CPU branches to the specified address.

i) Addressing mode: ABS PCL ← II PCH ← hh
ii) Addressing mode: (ABS) PCL ← (hhII) PCH ← (hhII + 1)
iii) Addressing mode: (ABS, X)

PCL ← (hhll+X) PCH ← (hhll+X+1)

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ABS	JMPhhll	4C, II, hh	3	4
(ABS)	_JMP_ (hhll)	6C, II, hh	3	7
(ABS, X)	JMP (hhll, X)	7C, II, hh	3	7

	Status Register							
N V T B D I Z C							С	
-	0							

Function: The program counter is pushed into the stack. In this case, PCH precedes PCL. Next, the CPU branches to the specified address. The value of the program counter which is pushed into the stack is the address of the last byte of the JSR instruction.

PC \leftarrow PC+2Ms \leftarrow PCH, S \leftarrow S - 1Ms \leftarrow PCL, S \leftarrow S - 1

PC ← hhll

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ABS	_JSRhhll	20, II, hh	3	7

	Status Register							
N	N V T B D I Z C							
_	0							

Function: The content of memory is loaded to the accumulator.

A ← M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	_LDA_#nn	A9, nn	2	2
ZP	_LDA_ZZ	A5, ZZ	2	4
ZP, X	LDA_ZZ, X	B5, ZZ	2	4
(IND)	LDA (ZZ)	B2, ZZ	2	7
(IND, X)	LDA (ZZ, X)	A1, ZZ	2	7
(IND), Y	LDA (ZZ), Y	B1, ZZ	2	7
ABS	_ LDA _ hhll	AD, II, hh	3	5
ABS, X	LDA_hhll, X	BD, II, hh	3	5
ABS, Y	LDA hhll, Y	B9, II, hh	3	5

	Status Register							
N	N V T B D I Z C							
N	N - 0 Z -							

Function: The content of memory is loaded to the X-register.

X ← M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	டLDX#nn	A2, nn	2	2
ZP	LDX_ZZ	A6, ZZ	2	4
ZP, Y	LDX. ZZ, Y	B6, ZZ	2	4
ABS	LDX_hhll	AE, II, hh	3	5
ABS, Y	LDXhhll, Y	BE, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The content of memory is loaded to the Y-register.

Y ← M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	LDY#nn	A0, nn	2	2
ZP	_LDY_ZZ	A4, ZZ	2	4
ZP, X	LDY_ZZ, X	B4, ZZ	2	4
ABS	LDYhhll	AC, II, hh	3	5
ABS, X	LDY_hhll, X	BC, II, hh	3	5

	Status Register							
N	N V T B D I Z C							
N	N - 0 Z -							

Function: The content of memory or the accumulator is shifted right by one bit. 0 is set in M7 or A7, and M0 or A0 in C.

$$0 \rightarrow \boxed{7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0} \rightarrow C$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	_LSR _ZZ	46, ZZ	2	6
ZP, X	LSR ZZ, X	56, ZZ	2	6
ABS	_LSRhhll	4E, II, hh	3	7
ABS, X	」LSR _ hhll, X	5E, ll, hh	3	7
ACC	LSR_A	4A	1	2

	Status Register							
N V T B D I Z C							С	
N	N - 0 Z C							

Function: The program counter is incremented by 1.

PC ← PC + 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	NOP	EA	1	2

	Status Register							
N	N V T B D I Z C							
_	0							

Function: The ORA instruction operates in either of two different ways depending on the T flag.

- i) When T=1 (a SET instruction was executed immediately before the ORA)
 M(x) is ORed with M and the result is stored in M(x). The number of cycles given in the table below is increased by 3.
 M(x) ← M(x)∨M
- ii) When T=0 (a SET instruction was not executed immediately before the ORA)
 A is ORed with M and the result is stored in A.
 A ← A∨M

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	_ORA_#nn	09, nn	2	2
ZP	ORAZZ	05, ZZ	2	4
ZP, X	ORAZZ, X	15, ZZ	2	4
(IND)	ORA (ZZ)	12, ZZ	2	7
(IND, X)	ORA(ZZ, X)	01, ZZ	2	7
(IND), Y	ORA (ZZ), Y	11, ZZ	2	7
ABS	_ORAhhll	OD, II, hh	3	5
ABS, X	ORAhhll, X	1D, II, hh	3	5
ABS, Y	ORAhhll, Y	19, II, hh	3	5

Status Register								
N V T B D I Z C								
N	N - 0 Z -							

Function: The content of the accumulator is pushed into stack.

 $Ms \leftarrow A \\ S \leftarrow S - 1$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	L PHA	48	1	3

	Status Register								
N	N V T B D I Z C								
	0								

Function: The content of the status register is pushed into stack.

Ms ← P

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	L PHP	08	1	3

	Status Register								
N	N V T B D I Z C								
-	0								

Function: The content of the X-register is pushed into stack.

Ms ← X S ← S − 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PHX	DA	1	3

Status Register									
N	N V T B D I Z C								
—	0								

· _____

Function: The content of the Y-register is pushed into stack.

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PHY	5A	1	3

	Status Register								
N	N V T B D I Z C								
-	0								

Function: The data in the stack is pulled to the accumulator.

 $S \leftarrow S + 1$ A $\leftarrow Ms$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PLA	68	1	4

Status Register							
N	N V T B D I Z C						
N	—	0	—	—	—	Z	-

Function: The data in the stack is pulled to the status register.

S ← S + 1

P ← Ms

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PLP	28	1	4

	Status Register								
N	N V T B D I Z C								
(R	(RESTORED)								

Function: The data in the stack is pulled to the X-register.

S ← S + 1 X ← Ms

∧ ~ 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PLX	FA	1	4

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The data in the stack is pulled to the Y-register.

 $S \leftarrow S + 1$ $Y \leftarrow Ms$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	PLY	7A	1	4

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The specified bit of memory in the zero page is reset.

Mi ← 0

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	RMBi ZZ	10i+7, ZZ	2	7

Status Register									
N V T B D I Z C									
_	0								

Function: The content of memory or the accumulator, concatenated with the carry flag is rotated left by one bit.



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	ROLZZ	26, ZZ	2	6
ZP, X	ROLZZ, X	36, ZZ	2	6
ABS	ROL hhll	2E, II, hh	3	7
ABS, X	ROLhhll, X	3E, II, hh	3	7
ACC	ROLA	2A	1	2

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z C								

Function: The content of memory or the accumulator, concatenated with the carry flag is rotated right by one bit.



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP		66, ZZ	2	6
ZP, X	RORZZ, X	76, ZZ	2	6
ABS	RORhhll	6E, II, hh	3	7
ABS, X	RORhhll, X	7E, II, hh	3	7
ACC		6A	1	2

Status Register									
N V T B D I Z C									
N	N - 0 Z C								

Function: The data in the stack is pulled. In this case, the status register is first pulled, followed by the low-order byte and the high-order byte of the program counter. The CPU branches to the address specified by the program counter.

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	RTI	40	1	7

Status Register									
N	N V T B D I Z C								
(R	(RESTORED)								
Function: The data in the stack is pulled. In this case, the low-order byte of the program counter is first pulled, followed by the high-order byte. Then the program counter is incremented by 1, and the CPU branches to the address specified by the program couter.

$$\begin{array}{ll} S \leftarrow S + 1 & , \mbox{ PCL} \leftarrow \mbox{ Ms} \\ S \leftarrow S + 1 & , \mbox{ PCH} \leftarrow \mbox{ Ms} \\ \mbox{ PC} \leftarrow \mbox{ PC} + 1 \end{array}$$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	RTS	60	1	7

	Status Register								
N	N V T B D I Z C								
_	0								

Function: The content of accumulator is swapped for the content of the the X-register. A \longleftrightarrow X

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	_ SAX	22	1	3

	Status Register								
N	N V T B D I Z C								
-	0								

Function: The content of accumulator is swapped for the content of the the Y-register. A \longleftrightarrow Y

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	SAY	42	1	3

	Status Register								
N	N V T B D I Z C								
	0								

Function: M and \overline{C} are subtracted from A. The result is stored in A. The SBC instruction operates in either of two different ways depending on the D flag.

- $A \leftarrow A M \overline{C}$
- i) When D=1 A decimal subtract operation is performed. The number of cycles given in the table below is increased by 1. The V flag is unaffected.
- ii) When D=0

A binary subtract operation is performed.

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	SBC#nn	E9, nn	2	2
ZP	SBCZZ	E5, ZZ	2	4
ZP, X	SBCZZ, X	F5, ZZ	2	4
(IND)	SBC (ZZ)	F2, ZZ	2	7
(IND, X)	SBC(ZZ, X)	E1, ZZ	2	7
(IND), Y	BSC(ZZ), Y	F1, ZZ	2	7
ABS	_SBC _hhll	ED, II, hh	3	5
ABS, X	_SBC _hhil, X	FD, II, hh	3	5
ABS, Y	SBChhll, Y	F9, II, hh	3	5

Status Register									
N V T B D I Z C									
N	N V 0 Z C								

Function: The carry flag is set.

C ← 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	SEC	38	1	2

Status Register								
N V T B D I Z C								
—	0 1							

Function: The decimal flag is set.

D ← 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID		F8	1	2

	Status Register							
N	N V T B D I Z C							
	-	0	—	1	—	—	—	

Function: The interrupt disable is set.

| ← 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	_ SEI	78	1	2

	Status Register							
N	V	Т	В	D	1	Z	С	
-	0 1							

Function: The memory operation flage is set.

T ← 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID		F4	1	2

	Status Register							
N	V	Т	В	D	1	Z	С	
	1							

Function: The specified bit of memory in the zero page is set.

Mi ← 1

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	SMBi ZZ	10i +87, ZZ	2	7

	Status Register							
N	N V T B D I Z C							
—	0							

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal levels are:

 $\overline{CE7}$ = "L" level A1 = "L" level A0 = "L" level HuC6270: (A1, A0) = (0, 0) \leftarrow IM

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	ST0 #nn	03, nn	2	4

	Status Register							
N	V	Т	В	D	1	Z	С	
_	0							

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal

levels are: $\overline{CE7} = "L"$ level A1 = "H" level A0 = "L" level $HuC6270: (A1, A0) = (1, 0) \leftarrow IM$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	_ST1#nn	13, nn	2	4

	Status Register								
N	V	Т	В	D	I	Z	С		
_	0								

Function: Immediate data is transferred to the HuC6270. In this execution cycle, the signal

levels are: $\overline{CE7} = "L"$ level A1 = "H" level A0 = "H" level $HuC6270: (A1, A0) = (1, 1) \leftarrow IM$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM	_ ST2 _ #nn	23, nn	2	4

	Status Register							
N V T B D I Z C							С	
0								

Function: The content of the accumulator is stored in memory.

M ← A

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	STA ZZ	85, ZZ	2	4
ZP, X	STAZZ, X	95, ZZ	2	4
(IND)	STA (ZZ)	92, ZZ	2	7
(IND, X)	STA (ZZ, X)	81, ZZ	2	7
(IND), Y	STA (ZZ), Y	91, ZZ	2	7
ABS	_ STA _ hhll	8D, II, hh	3	5
ABS, X	STAhhll, X	9D, II, hh	3	5
ABS, Y	」STAhhll, Y	99, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
_	0								

Function: The content of the X-register is stored in memory.

 $X \rightarrow M$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	_STX _ZZ	86, ZZ	2	4
ZP, Y	STX ZZ, Y	96, ZZ	2	4
ABS	_STX _hhll	8E, II, hh	3	5

	Status Register								
N V T B D I Z C									
—	0								

Function: The content of the Y-register is stored in memory.

M ← Y

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP		84, ZZ	2	4
ZP, X	STYZZ, X	94, ZZ	2	4
ABS	_STY _hhll	8C, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
-	0								

Function: " 00_{16} " is stored in memory. M $\leftarrow 00_{16}$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	STZZZ	64, ZZ	2	4
ZP, X	STZZZ, X	74, ZZ	2	4
ABS	STZ hhll	9C, II, hh	3	5
ABS,X	STZhhll,X	9E, II, hh	3	5

	Status Register								
N	N V T B D I Z C								
	0								

Function: The content of the X-register is swapped for the content of the Y-register. X \longleftrightarrow Y

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	LSXY	02	1	3

	Status Register								
N	N V T B D I Z C								
-	0								

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented and decremented alternately each time one byte is sent. The destination memory address is incremented each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is 0, 65,536 bytes of data are transferred.

When executed, the TAI instruction uses three levels of stack for retention of the data in the internal registers (A, X, and Y).





Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TAI SHSL, DHDL, LHLL	F3, SL, SH, DL, DH, LL, LH	7	17+6x

	Status Register								
N	N V T B D I Z C								
-	0								

Function: The content of the accumulator is transferred to a mapping register whose number is specified by 'i' (=0~7). MPRi \leftarrow A

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TAMi	53, 2 ⁱ	2	5

Status Register									
N	N V T B D I Z C								
-	0								

Function: The content of the accumulator is transferred to the X-register.

X ← A

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TAX	AA	1	2

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The content of the accumulator is transferred to the Y-register.

Y ← A

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	LTAY	A8	1	2

Status Register									
N	N V T B D I Z C								
N	N - 0 Z -								

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is also decremented each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is 0, 65,536 bytes of data are transferred.

When executed, the TDD instruction uses three levels of stack for retention of the data in the internal registers (A, X, and Y).



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TDDSHSL, DHDL, LHLL	C3, SL, SH, DL, DH, LL, LH	7	17+6X

	Status Register								
N	N V T B D I Z C								
	0								

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is incremented and decremented alternately each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is 0, 65,536 bytes of data are transferred. When executed, the TIA instruction uses three levels of stack for retention of the data







Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TAI SHSL, DHDL, LHLL	E3, SL, SH, DL, DH, LL, LH	7	17+6x

	Status Register							
N	N V T B D I Z C							
—	0							

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is incremented and decremented alternately each time one byte is received. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is 0, 65.536 bytes of data are transferred. When executed, the TI I instruction uses three levels of stack for retention of the data

in the intenal registers (A, X, and Y).



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TIISHSL, DHDL, LHLL	73, SL, SH, DL, DH, LL, LH	7	17+6X

	Status Register								
N	N V T B D I Z C								
_	0								

Function: Data is consecutively transferred from the source memory to the destination memory. The source memory address is incremented each time one byte is sent. The destination memory address is fixed. The number of bytes of the data to be transferred is specified by the 'length'. If the 'length' is 0, 65,536 bytes of data are transferred. When executed, the TIN instruction uses three levels of stack for retention of the data in the internal registers (A, X, and Y).



Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TINSHSL, DHDL, LHLL	D3, SL, SH, DL, DH, LL, LH	7	17+6X

	Status Register								
N	N V T B D I Z C								
-	0								

Function: The contents of a mapping register whose number is specified by 'i' (=0 \sim 7) is transferred the accumulator.

A ← MPRi

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TMAi	43, 2 ⁱ	2	4

Status Register									
N V T B D I Z C									
-	0								

Function: The negated data of the accumulator is ANDed with the content of memory. The result is not stored in the memory. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag.

 $M \leftarrow \overline{A} \land M$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	TRBZZ	14, ZZ	2	6
ABS	TRB hhll	1C, II, hh	3	7

	Status Register								
N V T B D I Z C									
M ₇	M ₇ M ₆ O Z -								

Function: The content of the accumulator is ORed with the content of memory The result is stored in the memory. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag.

 $M \leftarrow A \lor M$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
ZP	TSBZZ	04, ZZ	2	6
ABS	TSBhhll	OC, II, hh	3	7

	Status Register								
N V T B D I Z C									
M7	M ₇ M ₆ O Z -								

Function: The content of memory in the zero page is ANDed with immediate data. The result is not stored. Memory bit 7 is saved in the negative flag and bit 6 in the overflow flag. $A \land M$

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMM ZP	_TST_#nn,ZZ	83, nn, ZZ	3	7
IMM ZP,X	TST#nn,ZZ,X	A3, nn, ZZ	3	7
IMM ABS	TST#nn,hhll	93, nn, ll, hh	4	8
IMM ABS,X	」TST」#nn,hhll,X	B3, nn, ll, hh	4	8

	Status Register								
N	N V T B D I Z C								
M7	M ₇ M ₆ O Z -								

Function: The content of the stack pointer is transferred to the X-register.

X ← S

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	TSX	ВА	1	2

	Status Register								
N	N V T B D I Z C								
N	N - 0 Z -								

Function: The content of the X-register is transferred to the accumulator. A $\overleftarrow{}$ X

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles	
IMPLID	TXA	8A	1	2	

Status Register									
N	V	Т	В	D	I	Z	С		
Ν	-	0	—		—	Z	—		
Function: The content of the X-register is transferred to the stack pointer.

S ← X

Instruction:

Addressing Mnemonic		Machine Code	Number of Bytes	Number of Cycles	
IMPLID	TXS	9A	1	2	

Flags:

Status Register							
N	V	Т	В	D	1	Z	С
—	-	0	-	-	-		-

Function: The content of the Y-register is transferred to the accumulator.

A ← Y

Instruction:

Addressing	Mnemonic	Machine Code	Number of Bytes	Number of Cycles
IMPLID	LTYA	98	1	2

Flags:

Status Register							
Ν	V	Т	В	D	1	Z	С
Ν	-	0		-	—	Z	_