

TABLE OF CONTENTS

1.	DES	SCRIPTIONH8-	.1
	1.1	FeaturesH8-	.1
2.	FUN	NCTIONS	·2
	2.1	Register Set	·2
		2.1.1 Accumulator (ACC) H8-	·2
		2.1.2 Registers X and Y H8-	2
		2.1.3 Program Counters (PCH, PCL)	3
		2.1.4 Stack Pointer (S) H8-	3
		2.1.5 Status Register (P)H8-	4
		2.1.6 Registers SH, DH and LHH8-	6
	2.2	Mapping Register (MPR)	7
	2.3	Memory Space	10
	2.4	Interrupt and BreakH8-	12
		2.4.1 Nonmaskable Interrupt (NMI Input)	12
		2.4.2 Interrupt Requests 1 and 2 (IRQ1, IRQ2)	13
		2.4.3 Timer InterruptH8-	14
		2.4.4 Organization and Functions of Interrupt Request Register	15
		2.4.5 Organization and Functions of Interrupt Disable Register	16
		2.4.7 Break (BRK)	17
	2.5	System ResetH8-	18
	2.6	I/OH8-	19
		2.6.1 Port KH8-	19
		2.6.2 Port O	19

2	2.7	Timer	H8-20
2	2.8	Programmable Sound Generator (PSG)	H8-23
2	2.9	Device/Register Addresses	H8-24
3. 11	NSTI	RUCTION MAP	H8-25
4. 11	NSTI	RUCTION SET SUMMARY	H8-26

1. DESCRIPTION

The HuC6280 is a CMOS 8-bit microprocessor which contains an 8-bit parallel processing ALU, eight mapping registers for address expansion, a 7-bit interval timer, an 8-bit input port, an 8-bit output port, and a programmable sound generator (PSG) on a single chip. It has 2M bytes of address space, and operates at a speed as high as a 138 nsec bus cycle.

1.1 Features

2. FUNCTIONS

2.1 Register Set

The HuC6280 has a total of ten 8-bit registers:

① Accumulator (general-purpose) (ACC)

- ② Register X (X)
- ③ Register Y (Y)
- ④ Program counter high (PCH)
- (5) Program counter low (PCL)

NOTE: PCH and PCL make up a complete program counter.

- 6 Stack pointer (S)
- ⑦ Status register (P)
- ⑧ Source high (SH)
- ③ Destination high (DH)
- 1 Length high (LH)

NOTE: SH, DH and LH are used when a block transfer instruction is executed.

2.1.1 Accumulator (ACC)

The ACC is an 8-bit general-purpose register. When the memory operation flag (T) is set to "O", most ALU operations are performed by the ACC. The contents of the ACC are loaded into the ALU, and the result of an operation is stored in the ACC.

The ACC also is used for the transfer of data from memory to memory, or between memory and a peripheral circuit.

When a block transfer instruction (TII-TDD) is executed, the ACC saves the current data into the stack and functions as a length low register for counting the block length.

2.1.2 Registers X and Y

Both X and Y registers are an 8-bit general-purpose register that works mainly for index addressing.

With the memory operation flag (T) set to "1", register X is used to specify a memory address on page 0 which is the destination of an operation.

When a block transfer instruction (TII-TDD) is executed, register X saves the current data into the stack and functions as a source low register for specifying the source address.

When a block transfer instruction (TII-TDD) is executed, register Y saves the current data into the stack and functions as a destination low register for specifying the destination address.

2.1.3 Program Counter (PCH, PCL)

The program counter is a 16bit upcounter which consists of a program counter high (PCH) and a program counter low (PCL).

Each time an instruction is executed, the program counter is automatically incremented and specifies the address of the next instruction to execute or the address of its operand.

When a system reset occurs, the CPU loads low byte of address data into the PCL from physical address 001FFE₁₆ and high byte into the PCH from physical address 001FFF₁₆, then starts.

- Save or Restore Operations of Program Counter
- (a) BSR or JSR instruction

When a BSR or JSR instruction is executed, the contents of the program counter are saved into the stack with the PCH preceding the PCL. The saved data in the stack points the address of the last byte of the BSR or JSR instruction.

When an RTS instruction is executed, the program counter loads the address data from the stack and increments by 1. Then the program returns from the subroutine.

(b) Interrupt

When an interrupt occurs, the contents of the program counter are also saved into the stack. (The PCH, PCL and P are pushed into the stack in that order.) The data thus pushed in the stack points the address of the instruction that follows the interrupt handling routine inserted. When an RTI instruction is executed, the program counter loads the address data from the stack and the program returns from the interrupt handling routine. At the same time, the value of the status register (P) is also restored from the stack.

(c) BRK instruction

When a BRK instruction is executed, the contents of the program counter are saved into the stack after completion of the instruction. The saved data in the stack points the address of the BRK instruction + 2. (The PCH, PCL and P are pushed into the stack in that order.) When an RTI instruction is executed, the program returns to the address "BRK + 2". At the same time, the value of the status register (P) is also restored from the stack.

2.1.4 Stack Pointer (S)

The stack pointer (S) is an 8bit register which contains the loworder 8 bits of the highest address of a free stack area. The stack pointer is decremented after the data is pushed into the stack, and incremented before it is pulled from the stack. After a system reset occurs, the contents of the stack pointer become invalid. The initial routine must set appropriate data in the stack pointer. When the stack pointer is output onto the address bus, the high byte should always be 21₁₆. Therefore, the stack area of the HuC6280 consists of up to 256 bytes at logical addresses from 21FF₁₆ to 2100₁₆.

2.1.5 Status Register (P)

The status register (P) is an 8bit register. Its bit organization is shown in Fig. 2-1-1.



Fig. 2-1-1 Bit Organization of Status Register (P)

The status register, as its name implies, shows the status of the CPU. Each bit shows different status and is independent from each other. For instructions that affect these bits, see Section 6 INSTRUCTION SET SUMMARY.

The contents of the status register are automatically pushed into the stack when an interrupt occurs or a BRK instruction is executed. The RTI instruction causes the status register to be restored from the stack.

(1) Carry Flag (C)

The Carry flag (C) is set if a carry occurs out of the MSB of the result for ADC, or if a borrow occurs during SBC, CMP, CPX or CPY. Otherwise, it is cleared.

The Carry flag is also affected by a shift or rotate instruction.

The Carry flag is set by the SEC instruction, and reset by the CLC instruction.

(2) Zero Flag (Z)

The Zero flag (Z) is set if the result of an ALU operation equals zero or the data of a transfer instruction equals zero.

(3) Interrupt Disable (I)

The Interrupt Disable (I) is set when the system is reset, an interrupt occurs, or a BRK instruction is executed. It is set by the SEI instruction, and reset by the CLI instruction.

When the Interrupt Disable is "1", an interrupt by IRQ1 or IRQ2, or by the timer cannot occur. (4) Decimal Flag (D)

The Decimal flag (D) is reset when the system is reset, an interrupt occurs, or a BRK instruction is executed. It is set by the SED instruction, and reset by the CLD instruction.

When the Decimal flag is "1", an ADC or an SBC instruction performs a decimal operation. In this case, the instruction cycle is supplemented by one additional cycle for decimal adjustment.

(5) Break Command (B)

The Break Command (B) is a status which is valid only when an interrupt occurs by $\overline{IRQ2}$ or a BRK instruction is executed.

When an $\overline{IRQ2}$ interrupt occurs or a BRK instruction is executed, the CPU reads the low byte vector address at logical address FFF6₁₆ and the high byte vector address at logical address FFF7₁₆, then executes a subroutine. In this case, the Break Command in the status register (P) to be saved into the stack is set to "0" for the $\overline{IRQ2}$ interrupt or to "1" for the BRK instruction.

The Break Command has no meaning except in the above cases, but is set to "1" if read with the PHP or the PLA instruction.

(6) Memory Operation Flag (T)

The Memory Operation flag (T) is set by the SET instruction. The flag affects the next instruction.

If the instruction following the SET is AND, OR, EOR or ADC, its operation is performed for the memory area on page 0 which is addressed indirectly by register X. If the instruction following the SET is any other than these four, the SET has no meaning.

The Memory Operation flag is set by the SET instruction, and reset in the fetch cycle of the next instruction.

The Memory Operation flag is saved into the stack when an interrupt occurs. Therefore, even if the interrupt handling routine is placed between the SET and the next instruction, the ALU instruction works as a memory operation instruction.

When the status register is read with a PHP or PLA instruction, the Memory Operation flag is set to "0". The flag saved in the stack is set to "1" only when a special interrupt occurs (see above).

(7) Overflow Flag (V)

When an operation with a sign is performed, the Overflow flag (V) is available. The HuC6280 uses the adder in the ALU to perform all kinds of add and subtract operations. In a subtract operation, the two's complement of the minuend is placed into the adder. If one of the two values that are placed into the adder is positive and the other negative, then the Overflow flag is reset. If both values are positive, the flag is set when bit 7 of the result of the add operation is "1", and reset when it is "0". If both values are negative, the flag is set when it is "1".

The Overflow flag is reset by the CLV instruction.

When a BIT, TRB, TSB or TST instruction is executed, the data in bit 6 of memory is set in the Overflow flag.

(8) Negative Flag (N)

The Negative flag (N) is set or reset depending on bit 7 of the result of an ALU instruction. It is set if bit 7 is "1", and reset if it is "0".

When the BIT, TRB, TSB or TST instruction is executed, the data in bit 7 of the memory is set in the Negative flag.

2.1.6 Registers SH, DH and LH

The source high (SH), destination high (DH) or length high (LH) is a special purpose register which functions only when a block transfer instruction (TII–TDD) is executed. None of them can be read or written by any HuC6280 instruction.

The source high register is paired with register X as the low byte of a 16bit source address. The destination high register is paired with register Y as the low byte of a 16-bit destination address.

The length high register is paired with the ACC as the low byte of a 16-bit downcounter which counts the length of a block to be transferred. Counting is on a byte basis.

• Operation with block transfer instructions

At the beginning of a block data transfer instruction, the contents of the ACC, register X and register Y are saved in the stack. Then the source address, destination address and length of the target block are loaded to the (SH, X), (DH, Y) and (LH, ACC), respectively.

The source address and the destination address used in the block transfer mode are specified for each instruction (TII-TDD) as described in Table 2-5-1. The transfer block length is specified by the length parameter. If length = 0000_{16} , 65536 bytes of data are transferred.

While a block transfer instruction is executing, one byte of data is transferred from the source address to the destination address in six bus cycles. The number of cycles required for execution of a block transfer instruction is (17 + 6x), where x is the length.

At the end of the block transfer instruction, the contents of the ACC, register X and register Y are returned from the stack.

A block transfer instruction uses 3 bytes of stack as mentioned above.

Mnemonic	Source address (SH, X)	Destination address (DH, Y)
ТІІ	Post-increment	Post-increment
TIN	Post-increment	Fixed
TIA	Post-increment	 Post-increment Post-decrement Alternated NOTE
ΤΑΙ	 Post-increment Post-decrement Alternated NOTE 	Post-increment
TDD	Post-decrement	Post-decrement

Table 2-1-1	Source Address	and Destination	Address in	Block Transfer	Instructions
-------------	----------------	-----------------	------------	----------------	--------------

NOTE: Post-increment precedes post-decrement.

2.2 Mapping Register (MPR)

The HuC6280 contains eight mapping registers (MPR0 – MPR7). A mapping register is an 8bit register which converts a 16bit logical address into a 21bit physical address.

As shown in Fig. 2-2-1, the mapping register (MPR) consists of eight registers (MPRO – MPR7), an output selector flipflop, and an I/O control. In the figure,H7–H5refer to the highorder three bits of H-BUS. These three bits are used to select a mapping register (MPRO – MPR7). They are replaced with 8 bits of data from the selected mapping register and are then converted into 21 bits of physical address.



Fig. 2-2-1 Organization of Mapping Register (MPR)

The relation between the high-order 3 bits of logical address and mapping registers selected by them is listed in Table 2-2-1. The contents of a selected mapping register are output as a physical address to A13 - A20.

Н7	H6	H5		H7	H6	H5	
0	0	0	MPRO	1	0	0	MPR4
0	0	1	MPR1	1	0	1	MPR5
0	1	0	MPR2	1	1	0	MPR6
0	1	1	MPR3	1	1	1	MPR7

Table 2-2-1 Selection of Mapping Registers

At a system reset, MPR7 is set to 0 (" 00_{16} "). Then the HuC6280 reads the low byte address at logical address FFFE₁₆ and the high byte address at logical address FFFE₁₆, and starts. Since MPR7 = 00_{16} , the program reads the low byte address at physical address $001FFE_{16}$ and the high byte address at $001FFE_{16}$, and starts.

A system reset does not initialize the rest of the mapping registers (MPRO – MPR6). The initial routine must be used to initialize these registers.

The TMAi (i = 0 - 7) instruction is used to read data from a mapping register. The TAMi (i = 0 - 7) instruction is used to write data to the mapping register. The TMAi or TAMi is a 2byte instruction, the second byte being used to specify the mapping register to be selected. The bit organization of the second byte is such that the bit corresponding to a mapping register number to be selected is set to "1" and the rest to "0". Table 2-2-2 shows assignment of the TMAi/TAMi bits to the mapping registers.

Mapping register	Second byte (binary) MSB LSB
MPR 1	00000001
MPR 1	00000010
MPR 2	00000100
MPR 3	00001000
MPR 4	00010000
MPR 5	0010000
MPR 6	0100000
MPR 7	10000000

Table 2-2-2 Mapping Register Selection by TMAi/TAMi

Address line A20 of the output selector flipflop outputs (A13 – A20) provides "H" level in the write cycle of an immediate data transfer instruction (ST0, ST1, ST2) to the HuC6270. Special code (shown in Table 2-2-3) is output to A0 and A1 in response to each immediate data transfer instruction in its write cycle.

Table 2-2-3 Address Output to Hu	6270
----------------------------------	------

Address IR	A1	AO
ST O	0	0
ST 1	1	0
ST 2	1	1



Chip Enable Allocation

2.3 Memory Space

The HuC6280 has 64K bytes of logical address space and 2M bytes of physical address space. The relation between logical and physical addresses depends on the contents of the mapping registers MPRO – MPR7. Fig. 2-8-1 gives an example of correspondence between the logical address space and the physical address space.



Fig. 2-3-1 Example of Correspondence between Logical

As shown in Fig. 2-3-1, the address space is organized in 8K-byte units (8K bytes = one unit of address space A0 – A12).

The physical address space consists of 256 units of 8K-byte blocks, which are numbered " 00_{16} " to "FF₁₆" (low to high). Each block is selected by a mapping register (MPRO – MPR7), and relocated in the logical address space.

Example: In Fig. 2-3-1, MPR1 = $F8_{16}$. Therefore, the 8K byte block at physical addresses from 1F0000₁₆ to 1F1FFF₁₆ is relocated at logical addresses from 2000₁₆ to 3FFF₁₆.

2.4 Interrupt and Break

The HuC6280 allows three external interrupts and two internal interrupts. The external interrupts are the nonmaskable interrupt (NMI input), interrupt request 1 (IRQ1 input), and interrupt request 2 (IRQ2 input). The internal interrupts are the timer interrupt and interrupt by software (BRK instruction).

These interrupt inputs are sampled in the last bus cycle of one instruction when it is executed. Fig. 2-9-1 shows the vector table and priority of the interrupts. System reset has higher priority than any of the interrupts.

The CPU reads the status of an IRQ1 input, IRQ2 input or timer interrupt from the interrupt request resgister into the ACC. The interrupt disable register allows these interrupts to be individually disabled. Moreover, Interrupt Disable (I) can disable all of the three interrupts at the same time.

Figs. 2-4-2 and 2-4-3 represent the organization of the interrupt request register, interrupt disable register and interrupt circuit, respectively.

2.4.1 Nonmaskable Interrupt (NMI Input)

Nonmaskable Interrupt (MMI) is an external interrupt driven by edge sense. It cannot be masked by Interrupt Disable (I).

(1) Interrupt Caused by NMI Input

A transition of the $\overline{\text{NMI}}$ input from "H" to "L" level causes a nonmaskable interrupt. After the instruction in progress is completed, the CPU reads the low byte at logical address FFFC₁₆, and the high byte at logical address FFFD₁₆, and calls the interrupt handling subroutine.

(2) Operation of Interrupt Handling Subroutine In the subroutine call sequence, the contents of the program counter (PCH, PCL) and the status register (P) are pushed into the stack in that order (i.e., PCH, PCL and P). In the write cycle to the stack, the stack pointer (S) is postdecremented. The break command (B) in the status register to be pushed into the stack is set to "O".

The CPU sets Interrupt Disable (I) of the status register (P) and resets Decimal (D).

(3) Returning from Interrupt Handling Subroutine

When the RTI instruction is executed, the values of the PCH, PCL and P are returned from the stack.

Then the CPU restarts at the next address at which the interrupt handling subroutine was inserted.



Fig. 2-4-1. Vector Table and Priority

2.4.2 Interrupt Requests 1 and 2 (IRQ1 and IRQ2)

Interrupt Request 1 (IRQ1 input) and Interrupt Request 2 (IRQ2 input) are external interrupts driven by level sense. These two are masked when Interrupt Disable (I) of the status register (P) is set.

(1) Interrupt Caused by IRQ1 Input

An $\overline{IRQ1}$ interrupt occurs when the $\overline{IRQ1}$ input goes "L" with Interrupt Disable (I) reset and $\overline{IRQ1}$ Disable (IRQ1D) of the interrupt disable register at "O". When the instruction in progress is terminated, the CPU reads the low byte at logical address FFF8₁₆ and the high byte at logical address FFF9₁₆, and executes the interrupt handling subroutine.

(2) Interrupt Caused by IRO2 Input

An IRQ2 interrupt occurs when the IRQ2 input goes "L" with Interrupt Disable (I) reset and the IRQ2 Disable (IRQ2D) of the interrupt disable register at "O". When the instruction in progress is terminated, the CPU reads the low byte at logical address FFF6₁₆ and the high byte at logical address FFF7₁₆, and executes the interrupt handling subroutine.

(3) Operation of Interrupt Handling Subroutine

In the subroutine call sequence, the values of the program counter (PCH, PCL) and the status register (P) are pushed into the stack in that order (i.e., PCH, PCL and P). In the write cycle to the stack, the stack pointer (S) is postdecremented. The break command (B) in the status register to be pushed into the stack is set to "0".

The CPU sets Interrupt Disable (I) of the status register and resets Decimal (D).

(4) Returning from Interrupt Handling Subroutine

When the RTI instruction is executed, the values of the PCH, PCL and P are returned from the stack. Then the CPU restarts at the next address at which the interrupt handling subroutine was inserted.

2.4.3 Timer Interrupt

A timer interrupt is an internal interrupt which is caused by a borrow of the timer. It is masked when Interrupt Disable (I) of the interrupt disable register is set.

(1) Conditions and Processing for Timer Interrupt

If a timer borrow occurs with Interrupt Disable (I) reset and TIQ Disable (TIQD) of the interrupt disable register at "0", Timer interrupt Request (TIQ) of the interrupt request register is set and a timer interrupt occurs. Then the CPU reads the low byte at logical address FFFA₁₆ and the high byte at logical address FFFB₁₆, and calls the interrupt handling subroutine.

(2) Operation of Interrupt Handling Subroutine In the subroutine call sequence, the values of the program counter (PCH, PCL) and the status register (P) are pushed into the stack in that order (i.e., PCH, PCL and P). In the write cycle to the stack, the stack pointer (S) is postdecremented. The break command (B) in the status register to be pushed into the stack is set to "0".

The CPU sets Interrupt Disable (I) of the status register and resets Decimal (D).

(3) Returning from Interrupt Handling Subroutine

When the RTI instruction is executed, the values of the PCH, PCL and P are returned from the stack. Then the CPU restarts at the next address at which the interrupt handling subroutine was inserted.

(4) TIQ Reset

Timer Interrupt Request (TIQ) is reset by the execution of a write cycle to the interrupt request register.

2.4.4 Organization and Functions of Interrupt Request Register



Fig. 2-4-2 Interrupt Request Register

Data can be read from or written to the interrupt request register at physical addresses from $1FF400_{16}$ to $1FF7FF_{16}$ where (A1, A0) = (1, 1).



Fig. 2-4-3 Interrupt Disable Register

Data can be read from or written to the interrupt disable register at logical addresses from $1FF400_{16}$ to $1FF7FF_{16}$ where (A1, A0) = (1, 0).

2.4.7 Break (BRK)

Break (BRK) is a pseudointerrupt which is caused by software. It occurs unconditionally whenever a BRK instruction is executed.

- (1) Interrupt Caused by BRK Instruction When a BRK instruction is executed, the CPU reads the low byte at address FFF6₁₆ and the high byte at address FFF7₁₆, and calls the interrupt handling subroutine.
- (2) Operation of Interrupt Handling Subroutine

In the subroutine call sequence, the contents of the program counter (PCH, PCL) and the status register (P) are pushed into the stack in that order (i.e., PCH, PCL and P). In the write cycle to the the stack, the stack pointer (S) is postdecremented.

The break command (B) in the status register to be pushed into the stack is set to "1". The CPU sets Interrupt Disable (I) and resets Decimal (D).

The vector address which is read from memory is the same as that of Interrupt Request 2 ($\overline{IRQ2}$ input). Therefore, it is necessary to check, using the interrupt handling subroutine, the value of the break command saved in the stack to see whether the interrupt of interest was caused by a BRK instruction or Interrupt Request 2 ($\overline{IRQ2}$).

(3) Returning from Interrupt Handling Subroutine

If an interrupt is caused by a BRK instruction, the value of the program counter (PCH, PCL) to be pushed into the stack is (BRK + 2). When the RTI instruction is executed, the program returns to address (BRK + 2) and the instruction inserted at address (BRK + 1) is ignored. The program assumes the data at (BRK + 2) is an instruction code and restarts processing.

2.5 System Reset

(1) System Resetting Procedure

System can be reset by setting the RESET input pin to "L" level. Returning the pin to "H" level causes the system to start.

The "L" level applied to the pin must be a pulse which has a duration of at least 28 clock cycles with the clock input at OSC1 fully stabilized.

(2) Internal States after System Reset

When the system resumes after a reset, the program reads the low byte at physical address 001FFE₁₆ and the high byte at physical address 001FFF₁₆, and starts.

A system reset causes the following internal states:

- Interrupt Disable (I) is set.
- The Decimal flag (D) is reset.
- "00₁₆" is set in the MPR7 mapping register.
- The timer is stopped.
- The interrupt disable register is all reset.
- Timer Interrupt Request (TIQ) is reset.
- Low speed mode is set.
- "H" level is output to the output port (port O).
- The interrupt circuit is initialized.
- The Memory Operation flag (T) is reset.
- The ready state is cleared.
- "H" level is output to the $\overline{RD}/\overline{WR}$ pins.
- "L" level is output to the SYNC pin.
- Both the data bus and address bus provide invalid data.
- CE7, CEK, CER and A20 provide invalid data.
 Only one of these four pins produces "L" level.
- System clock is output to the SX pin.
- "L" level is output to the HSM pin.

2.6 I/O

The HuC6280 contains one 8bit input port (port K) and one 8bit output port (port O).

2.6.1 Port K

Port K consists of 8 bits numbered K0 – K7. Its input is of TTL level interface, with a pullup resistor. Executing a read cycle at physical addresses from $1FFOOO_{16}$ to $1FF3FF_{16}$ causes K0 – K7 to be read into the device.

2.6.2 Port O

Port O consists of 8 bits numbered OO – O7, and has a latch. Its output is of a complementary type. When the system is reset, the port provides an "H" level output.

Executing a write cycle at physical addresses from $1FF000_{16}$ to $1FF3FF_{16}$ causes data to be output to 00 - 07.

Example of addressing to I/O port; Physical address 1000₁₆ with MPR0=FF₁₆

2.7 Timer

The HuC6280 has a 7bit timer.

(1) Organization of Timer

Fig. 2-7-1 shows the organization of the timer. It consists of a 7bit downcounter, a 7bit reload register, a timer control register, and a prescaler.

Downcounter

The downcounter (binary) receives the output of the prescaler and counts down.

Reload Register

The contents of the reload register (7 bits) are loaded to the downcounter when the Start/Stop flagof the control register changes from "0" to "1" or when a borrow occurs in the downcounter.

• Timer Control Register

The timer control register (1 bit) is the Timer Start/Stop flag, as shown in Fig. 2-7-1.

• Prescaler

The prescaler consists of ten frequency dividers each of which divides the input frequency by 2. The signal from OSC1 is divided by 3 to obtain a clock signal PPS3. PPS3 is further divided by 1,024 (decimal) and supplied to the downcounter.

(2) Writing Data to Reload Register

Executing a write cycle at physical addresses from

1FECOO₁₆ to 1FEFFF₁₆ causes bits 6 to 0 of write

data to be loaded into the reload register.

(3) Writing Data to Timer Control Register

Executing a write cycle at physical addresses from 1FECOO₁₆ to 1FEFFF₁₆ causes bit O of write data

to be loaded into the timer control register.

(4) Reading Data from Timer

Executing a read cycle at physical addresses from 1FECOO₁₆ to 1FEFFF₁₆ causes the contents of the downcounter to be loaded to bits 60.

(5) Timer Operation

• System reset

Once the system has been reset, the data of both the reload register and the downcounter are invalid. The Timer Start/Stop flag of the timer control register is reset.

• Timer operation

When a timer interval is set in the reload register and the Timer Start/Stop flag is set, the data in the reload register is loaded to the downcounter and the timer starts countingdown. If a borrow occurs in the downcounter, Timer Interrupt Request (TIQ) of the interrupt request register is set. The CPU is requested to handle a timer interrupt if Timer Interrupt Disable (TIQD) is "0" and Interrupt Disable (I) is "0". At the same time, the downcounter is loaded with the data of the reload register to have the timer continue countingdown. Once an interrupt request has occurred and has been

handled, Timer Interrupt Request (TIQ) must be reset by executing a write cycle to the interrupt request register.

Interval control

The contents of the reload register can be updated while the timer is counting down. By doing so it is possible to control the interval of interrupts.

When "0" is written in the Timer Start/Stop flag, the time stops and the prescaler is reset. If a 21.48 MHz clock is used, the prescaler output frequency (f) is given as follows:

f = 21.48 MHz \div 3 \div 1024 = 6.992 KHz

Then the timer can be used for generating a time interval of interrupt request from 143 μ sec to 18.3 msec.

• CAUTION:

When reading data from the downcounter, the count value can become invalid. It is important to read data twice and compare two values with each other to assure data.



Fig. 2-7-1 Organization of Timer



2.8 Programmable Sound Generator (PSG)

The HuC6280 contains a programmable sound generator (PSG). For the operation of the PSG, see its manual. The following signals flow from the CPU to the PSG for interfacing:

- D0 D7 (bidirectional data bus)
- RD, WR, CEP (PSG Chip Enable)
- A0-A3 (4 bits of address)
- CLKP $\left(f = \frac{clock (OSC1)}{3}\right)$
- RESET
- SX (output signal of system clock S3)

No	Physical address	Example o (hexa	of addressing decimal)	Device name	Organization and function of bit (hexadecimal)				
110.	(hexadecimal)	MPR	Logical address	(Register name)					
1	1 F E O O O 1 F E 3 F F	MPRO= FF	0 0 0 0 0 0 0 2 0 0 0 3	HuC6270 (A1 – A0)	Logical address Instruction for HuC6270 0 0 0 0 ST 0 0 0 0 2 ST 1 0 0 0 3 ST 2				
2	1 F E 4 0 0 1 F E 7 F F	MPRO= FF	0400	HuC6260 (A2 – A0)					
3	1 F E 8 O O	MPRO= FF	0800 080f	PSG (A3 – A0)					
4	1 F E C O O 1 1 F E F F F (AO=1)	MPRO= FF	0 C O 1	Timer control register (write only)	7 6 5 4 3 2 1 0 Reserved 1: Timer start 0: Timer stop				
	1 F E C O O 1 F E F F F (AO=O)	MPRO= FF	0 C O O	Write cycle: Timer reload register	7 6 5 4 3 2 1 0 1				
				Read cycle: Timer downcounter	7 6 5 4 3 2 1 0 Timer downcounter (7 bits) Reserved				
5	1 F F O O O 1 F F 3 F F	MPRO= FF	1000	Write cycle: port O	07 – 00 Output to 07 – 00				
6	$ \begin{array}{c} 1 \ F \ F \ 4 \ 0 \ 0 \\ 1 \\ 1 \ F \ F \ 7 \ F \ F \\ \left(\begin{array}{c} A1 = 1 \\ A0 = 0 \end{array} \right) $	MPRO= FF	1402	Read cycle: port K Interrupt disable regis- ter (read/write enabled)	Input from K7 – K0 7 6 5 4 3 2 1 0 Reserved IRQ2D 1: Disable (bit 0) 0: Enable IRQ1D 1: Disable (bit 1) 0: Enable TIQD 1: Disable (bit 2) 0: Enable				
	1 F F 4 0 0 	MPRO= FF	1403	Interrupt request regis- ter (read; TIQ reset at write)	76543210ReservedIRQ21:Interrupt request(bit0)0:No interrupt requestIRQ11:Interrupt request(bit1)0:No interrupt requestTIQ1:Interrupt request(bit2)0:No interrupt request				
7	1 F 0 0 0 0 1 1 F F 7 F F	MPR1= F8 FB	2000 3 F F F	DATA MEMORY (RAM)					

2.9 Device/Register Addresses

3. INSTRUCTION MAP

IR3				0						1										
	IR2				()				1				1			(0		
	IR 1			0	0		1		1	(C	0)		1	1	1	(0	
			IRO	0	1	1	o	0	1	1	0	0	1	1	0	0	1	1	o	
IR7		185		BBK	OBA	STO	SXY	ASI	RMBO	ORA	TSB	TSB	ORA	BBBO	ASL	ASL		ORA	РНР	
			0	IMPLED	(IND.X)	IMM	IMPLED	ZP	ZP	ZP	ZP	ABS	ABS	ZP	ABS	ACC		IMM	IMPLED	
		o		18	27	24	13	26	27	24	26	37	35	36	37	12		22	13	
			1	BPL REL	ORA (IND).Y	ST1	ORA (IND)	ASL ZP.X	RMB1 ZP	ORA ZP.X	TRB ZP	TRB ABS	ORA ABS.X	BBR1 ZP	ASL ABS.X	INC ACC		ORA ABS.Y	CLC IMPLED	
	0			2 2	27	24	27	26	27	24	26	37	35	36	37	12		35	12	
			1	BMI				ROL (IND)	ROL ZP X	RMB3 7P	AND ZP.X	BIT ABS.X	AND	BBR3	ROL ABS.X	DEC		AND ABS.Y	SEC	
				2 2	2 7		2 7	2 7	2 6	2 7	24	3 5	35	36	37	12		3 5	1 2	
		1		JSR	AND	ST2	SAX	ROL	RMB2	AND	віт	BIT	AND	BBR2	ROL	ROL		AND	PLP	
			0	ABS 37	(IND.X) 2 7	1MM 2 4	IMPLED	ZP 26	ZP 27	2 P 2 4	ZP 24	ABS 35	ABS 35	ZP 36	ABS 37	ACC 1 2		1MM 2 2	IMPLED	
0				RTS	ADC		CLA	ROR	RMB6	ADC	STZ	JMP	ADS	BBR6	ROR	ROR		ADC	PLA	
			0	IMPLED	(IND.X)		IMPLED	ZP	ZP	ZP	ZP	(ABS)	ABS	ZP	ABS	ACC		IMM 2.2	IMPLED	
		1					12	2.0	DA407		2 7	107		0007		BIV			e E1	
			1	REL	(IND),Y	IMPLED	(IND)	ZP.X	ZP	ZP.X	ZP.X	ABS.X)	(ABS.X)	ZP	ABS.X	IMPLED		ABS.Y	IMPLED	
	1			2 2	27	7*	27	26	27	24	24	37	35	36	37	14		35	12	
			1	BVC REL	EOR IND), Y	TAMI	EOR (IND)	LSR ZP.X	RMB5 ZP	EOR ZP.X	CSL		EOR ABS.X	BBR5 ZP	LSR ABS.X	PHY		EOR ABS.Y	CLI	
				2 2	27	25	27	26	27	24	13		35	36	37	13		35	12	
		U		RT1	EOR	TRAi	SAY	LSR	RMB4	EOR	BSR	JMP	EOR	BBR4	LSR	LSR		EOR	РНА	
			0	IMPLED	(IND.X) 2 7	IMPLED	1 3	2P 26	27	2P 24	2 8	ABS 34	35 35	2P 36	37	1 2		2 2	1 3	
				CPY	СМР	TDD	CLY	DEC	SMB4	СМР	СРҮ	СРҮ	СМР	BBS4	DEC	DEX		СМР	INY	
			0	IMM 2 2	(IND.X) 2 7	IMPLED	IMPLED	ZP 26	ZP 27	ZP 24	ZP 24	ABS 35	ABS 35	ZP 36	ABS 37	IMPLED		1MM 2 2	IMPLED	
		o		BNE	СМР	TIN	СМР	DEC	SMB5	СМР	СЅН		CMP	BBS5	DEC	РНХ		СМР	CLD	
			1	REL	(IND). Y	IMPLED	(IND)	ZP.X	ZP	ZP.X	IMPLED		ABS.X	ZP	ABS.X	IMPLED		ABS.Y	IMPLED	
	1			22	27	7*	27	26	27	24	13		35	36	37	13		35	12	
				1	BEQ REL	SBC (IND).Y	TAI IMPLED	SBC (IND)	INC ZP.X	SMB7 ZP	SBC ZP.X	SET		SBC ABS.X	BBS7 ZP	INC ABS.X	PLX		SBC ABS.Y	SED IMPLED
		1		2 2	27	7*	27	26	27	24	12		35	36	37	14		35	12	
			0	CPX	SBC			INC ZP	SMB6 ZP	SBC	CPX ZP	CPX ABS	SBC	BBS6 ZP	INC ABS	NCP		SBC		
				22	2 7	7*		26	27	24	2 4	35	35	36	37	12		22	12	
				LDY	LDA	TST IMM	LDX	LDX	SMB2	LDA	LDY	LDY	LDA	BBS2	LDX	ТАХ		LDA	TAY	
			0	1MM 2 2	(IND.X) 2 7	ZP.X 37	1MM 2 2	ZP 24	2 P 2 7	ZP 24	ZP 24	ABS 35	ABS 3 5	ZP 36	ABS 35	IMPLED		1MM 2 2	IMPLED	
		1		BCS	LDA	TST IMM	LDA	LDX	SMB3	LDA	LDA	LDY	LDA	BBS3	LDX	тѕх		LDA	CLV	
			1	REL	IND), Y 2 7	ABS.X	(IND) 27	ZP.Y 24	ZP 27	ZP 2 7	ZP.X	ABS.X 35	ABS.X 35	ZP 3 6	ABS.Y 3 5	IMPLED		ABS.Y 35	IMPLED	
	0			800	STA	TST INANA	STA	STX	SMR1	STA	STY	ST7	STA	BBS1	ST7	TXS		STA	TYA	
			1	REL	IND). Y	ABS	(IND)	ZP.Y	ZP	ZP.X	ZP.X	ABS	ABS.X	ZP	ABS.X	IMPLED		ABS.Y	IMPLED	
		0		22	27	48	27	24	27	24	24	35	35	36	35	12		35	12	
			0	BRA REL	STA (IND.X)	TST IMM ZP	CLX IMPLED	STX ZP	SMBO ZP	STA ZP	STY ZP	STY ABS	STA ABS	BBSO ZP	STX ABS	TXA		віт імм	DY IMPLED	
				24	27	37	12	24	27	24	24	35	35	36	35	12		22	12	

•17+16z